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ABSTRACT
Kate Gleason College of Engineering
Rochester Institute of Technology

Degree:

Doctor of Philosophy

Name of Candidate:

Program:

Microsystems Engineering

Robert G. Manley

Title: Discrimination of surface and volume states in fully depleted field-effect devices

on thick insulator substrates
The behavior of electronic devices fabricated on thin, lightly doped semiconductor
layers can be significantly influenced by very low levels of non-ideal charge states. Such
devices typically operate in a fully depleted mode, and can exhibit significantly different
electrical properties and characteristics than their bulk material counterparts. Traditional
interpretation of device characteristics may identify the existence of such non-idealities,
but fail to ascertain if the origin is from within the semiconductor layer or associated with
the interfaces to adjacent dielectric materials. This leads to ambiguity in how to rectify
the behavior and improve device performance. Characterizing non-idealities through
electrical means requires adaptations in both measurement techniques and data
interpretation. Some of these adaptations have been applied in material systems like
silicon-on-insulator (SOI), however in systems where the semiconductor film becomes
increasingly isolated on very thick insulators (i.e., glass), the device physics of operation
presents new challenges. Overcoming the obstacles in interpretation can directly aid the
technology development of thin semiconductor films on thick insulator substrates.
The investigation is initiated by isolating the interface of crystalline silicon bonded to
a thick boro-aluminosilicate glass insulator. The interface is studied through traditional
bulk capacitance-voltage (C-V) methods, and the electrical fragility of the interface is
exposed. This reveals the necessity to discriminate between interface states and bulk
defect states. To study methods of discrimination, the physics of field-effect devices
fabricated on isolated semiconducting films is explained. These devices operate in a fully
depleted state; expressions that describe the C-V relationship with a single gate electrode
are derived and explored. The discussion presents an explanation of how surface and
volume charge states each contribute to the C-V characteristic behavior. Application of
this adapted C-V theory is then applied to the gated-diode, a novel device which has
proven to be instrumental in charge state discrimination. Through this adaptation, the
gated-diode is used to extract recombination-generation parameters isolated to the top
surface, bottom surface and within the volume of the film. The methodology is
developed through an exploration of devices fabricated on SOI and silicon-on-glass
(SiOG) substrates, and furthers the understanding needed to improve material quality and
device performance.
Abstract Approval:
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______________________________________

Program Director

Bruce Smith
______________________________________

Dean KGCOE

Harvey Palmer
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Chapter 1
INTRODUCTION
1.1 Statement of problem
Thin semiconductor films on thick insulator substrates offer challenges in their
electrical characterization. The difficulty of the challenge increases with semiconductors
that have high crystalline order like silicon-on-glass (SiOG) which contains a single
crystal silicon film on a thick glass substrate. Many methods exist for characterizing bare
semiconductor substrates and their use for electron device applications. However,
applying such methods and techniques to these thin semiconductors is limited due to their
lightly doped nature and constraints introduced by the thick insulator substrate. The
ability to discriminate between surface and volume properties in these isolated
semiconductor films is needed to guide development efforts leading to improvements in
device performance in these material systems.
Improved understanding of field-effect devices operating in thin semiconductors on
thick insulators can aid in developing methods for electrical characterization. Also
understanding the nature of the interface the semiconductor shares with the insulator
substrate will support this effort. This is becoming increasingly important as the scientific
community sees an expanding variety of semiconductor and substrate combinations that
are being investigated for electronic, photonic, and sensing applications.
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1.2 Thin semiconductors on thick insulators
SiOG has similarities with silicon-on-insulator (SOI) and silicon-on-sapphire (SOS)
substrate systems in that it consist of a single crystal silicon film of (100) orientation on
an insulating layer. The key difference from SOI is that SiOG consists of a thin, silicon
film on a boro-aluminosilicate glass substrate. Because of this, it must be assumed that
the silicon glass interface may be significantly different from the topside interface. SiOG
differs from SOS substrate technology in that it is formed via a layer transfer process
rather than epitaxial film growth. This potentially allows for very thin (< 50 nm) or thick
(> 1 µm) silicon films to be transferred to the glass substrate with very low defects.
The concept of a single-crystal silicon film on a glass substrate is simple but the
material system itself can be quite complex. The variety of the steps involved in forming
SiOG substrates and the low temperature constraints set by the glass can lead to various
situations where the electrical characteristics are far from ideal. Figure 1 shows some of
the possible defects that could be part of the silicon film transferred to a glass substrate
during SiOG formation. Of primary concern is the residual hydrogen left from the ioncleave process. The transport of hydrogen in silicon at temperatures within the constraints
of the glass is slow and complete removal can not be done in a reasonable amount of time.
While at lower doses the hydrogen may act to passivate defect centers, the dose required
for the ion cleave is high (>1016 cm-2) and the residual hydrogen can become trap states
within the silicon film. Hydrogen is known to pair with vacancies and other impurities
within silicon to form a variety of different states, some of which may compensate the
background doping.
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Figure 1. Schematic of SiOG representing the possible complexities of the material. Many of these defects
can be introduced during the layer transfer process which is part of substrate fabrication.

Despite the many suspected issues with SiOG, it has proven to be a far superior
material to a-Si and LTPS on glass for silicon electron devices. Improvements in
characterization techniques will enhance the development of SiOG and improve upon its
current status.
1.3 Change in the characteristics as a semiconductor becomes thin
One of the main concerns with using bulk semiconductor methods to characterize thin
films is that the parameters extracted are often a strong function of the film thickness. As
a film becomes thinner, the surface area to volume ratio increases. Thus the
characteristics of the film become a stronger function of the surface than its bulk
properties.
In addition to the change in film characteristics as they becomes thinner, many of the
methods used to characterize bulk semiconductors are not designed for the thin film case,
or require altered interpretations. An example of this is microwave photoconductivity
decay (µw-PCD). In this technique, a semiconductor is illuminated by a light source. This
will cause the photogeneration of carriers in the semiconductor. This in turn will cause a
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change in the semiconductor conductivity which can be monitored via the reflection of
microwaves [1],[2]. When the light source is removed, the conductivity will decay back
to its initial state.

From this characteristic decay the excess carrier lifetime of the

semiconductor can be determined.
For bulk semiconductors, a light source of a particular wavelength is chosen such that
the absorptions occur deep within the bulk. The assumptions made with this technique are
that the sample appears infinitely thick such that the generated carrier characteristic
diffusion length is short enough that it does not interact with the semiconductor surface
[3]. However, as the semiconductor becomes thinner, this assumption becomes invalid.
Figure 2 show the effective lifetime extracted from µw-PCD measurements on SOI
samples. Data from [4] and from measurements as part of this study are shown. Below a
thickness of 4,000 nm, the lifetime becomes a strong function of the film thickness.
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Figure 2. Comparison of the effective lifetime from the µw-PCD method and its dependence on silcon film
thickness. The open symbols are data from [4]. The dark symbols are data from thinner films measured as
part of this study. The line is a power trend fit to the data.
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It is obvious from measurement techniques such as µw-PCD that their use can not be
directly transferred to thin semiconductors. Alteration to the methods are requried as well
as the interpeation of the measurements.
1.4 Example of how characterization changes: resistive measurements
Resistive measurements on semiconductors are straightforward and typically a robust
method for extracting electrical information to characterize semiconductors. Information
such as carrier concentration, carrier mobility and carrier type can be extracted through
resistive methods. By adding a second influence to a semiconductor under test such as a
magnetic field or varying external temperature, further information about electrical trap
states can be extracted as well.
To extract meaningful information from data measured through resistive methods,
suitable knowledge of the geometry involved is required. In particular, good
understanding of the cross-sectional area through which current flows should be known.
Four-terminal resistive measurement methods such as four-point probe [5] or the van der
Pauw method [6] in general are said to be applicable for arbitrary shapes; however, in
these methods, as the geometry scales to the order of the probe size, a correction factor is
needed for proper interpretation [7], [8], [9]. In all these methods, it is typically assumed
that when applied to semiconductors, the thickness of the conducting sample is such that
it is much greater than any space-charge region that may exist. However, as the
semiconductor layer becomes thin (<500 nm) a space-charge region (SCR) can become
significant in determining the cross-sectional area for conduction, especially if lightly
doped.
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With SiOG, SOI and other semiconductor-on-insulator technologies, a space-charge
region of significant width can be formed by a small amount fixed interface charge at
either the semiconductor/insulator interface (e.g., glass) or the topside interface which
could involve a variety of semiconductor/dielectric combinations, including air or
vacuum. The significance of the SCR becomes increasingly greater as the dopant
concentration of the semiconductor film decreases. The formation of the SCR as a
function of positive fixed interface charge at one interface, uniformly distributed, is
captured in Figure 4. The rate of depletion is also a function of the dopant concentration
and semiconductor film thickness, in this case silicon. At low dopant concentrations the
silicon film becomes fully depleted at relatively low levels of fixed charge. At higher
dopant concentration the space-charge region reaches a maximum width, despite high
levels of fixed charge (>1012 cm-2), due to Debye screening. If the semiconductor is thin,
but moderately to heavily doped, the depletion characteristics of the thin film are similar
to that of a bulk material.
The small addition of non-ideal charge to the surface of a lightly doped, thin
semiconductor can greatly alter the interpretation of the measured characteristics. Thus
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new methods are needed to properly characterize semiconductor films that can be fully
depleted.
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Figure 4. Space-charge region width as a function of fixed interface charge for varying silicon thicknesses
(0.15 µm to 0.3 µm) and varying p-type dopant concentrations (1×1015 cm-3 to 5×1017 cm-3) determined
through numerical simulation. It is assumed the fixed charge resides at one interface while the opposite
interface is ideal. At low dopant concentrations the film is easily depleted for relatively low charge levels
(≤1011 cm-2). At moderate dopant concentrations (>5×1016 cm-3) the film is never fully depleted, despite the
level of fixed interface charge, due to Debye screening. As the thickness of the silicon film decreases the
rate at which the space-charge region forms as a function of fixed interface charge increases due to the
overall lower amount of charge present in the film. This is a result of the total charge residing within the
Debye length from the surface. The depletion approximation used in determining the depletion width
becomes inaccurate when the film approaches full depletion or is thin and lightly doped.

The interpretation of resistive measurements from thin semiconductors on thick
insulators is easily susceptible to error. Small levels of non-ideal charge have a dramatic
effect and can readily change ideal operation of a device. The example given for resistive
methods can easily translate to those for capacitance and other characterization
measurements, strongly showing the need for clear understanding of the isolated thin
semiconductor films.
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Chapter 2
BACKGROUND
2.1 Introduction
Work in the area of flat-panel displays (FPD), be it liquid crystal or OLED, has been
largely dominated by amorphous silicon (a-Si) and low-temperature polysilicon (LTPS)
for TFT backplane technologies for many years now. In recent years the small format
FPD industry has shifted to LTPS technologies that strive to offer higher transistor
performance by essentially reducing the number of grain boundaries that can impede
carrier transport or create leakage paths. While great success has been made in this area,
grain boundaries still do exist. With this there are still challenges to aligning to grains and
excess processing required to lower leakage currents when transistors are off. The
introduction of an alternative to a-Si and LTPS is known as silicon-on-glass (SiOG)
substrate. This SiOG substrate consist of a (100) oriented crystalline silicon film on
Corning® EAGLE2000® display glass substrate, which is compatible with FPD
manufacturing.
2.2 The SiOG material system
Figure 6 is a schematic of the proprietary SiOG technology [10], whereby a single
crystal silicon thin film is transferred from a bulk wafer onto a glass substrate. First, the
silicon wafer is implanted with hydrogen ions that penetrate the silicon substrate to a
depth determined by the implant energy. Next, both the silicon wafer and glass substrate
are cleaned. A prebond of the silicon and the glass is then achieved by bringing the
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surfaces into contact with each other, causing a local attraction to each other due to van
der Waals forces.
The prebonded silicon-glass stack then undergoes the anodic bonding procedure
which includes the simultaneous application of heat and a voltage. During the bonding
process, the high electric field across the silicon and glass induces the negatively charged
non-bridging oxygen in the glass to migrate towards the silicon wafer and an anodic
oxidation of the silicon takes place. At the same time, the positively charged network
modifier ions in the glass are forced away from the anode and begin to diffuse towards
the cathode. These processes eventually lead to the formation of a multi-layered structure
consisting in the following order: silicon, a thin layer of the electrochemically formed
SiO2, a region that is devoid of mobile ions in the glass called the barrier layer, a region
having a build-up of the network modifier ions, and the remaining glass composite. A
SIMS profile of this structure is shown in Figure 5.
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Figure 5. SIMS profile of SiOG showing five distinct layers. These layers consist of: the silicon film,
electrochemically formed silica layer, the barrier layer free of alkali-earth metals, the accumulation layer of
the alkali-earth metals, and the bulk glass substrate [17].

During the bonding process, the silicon exfoliates at a depth determined by the ion
implant energy to yield a thin silicon film that is bonded onto the glass, and the remaining
bulk silicon wafer. The final treatment consists of a thinning process to obtain the desired
silicon surface roughness and film thickness that is necessary to achieve high
performance TFTs.
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material process from donor substrate to thin, single crystalline film on
Figure 6. Schematic of the SiOG mate
glass. During anodic bonding barrier layer forms between the silicon film and glass substrate.
substrate

There are several points to note about the SiOG material that is produced from the
process described above. First, the anodic bonding generates an ultra
ultra--strong bond
between the silicon and the glass which was measured by a commercial nano-indentor
nano
system to be in excess of 15 J/m2, whereas a thermal bond is typically 2 J/m2 [11].
Second, the in situ barrier layer that is created in the gglass
lass is thermally stable and remains
free of mobile ions during any subsequent thermal processing steps. Even after 72 hours
at 600 °C
C exposure, no ion migration was observed by Time-of-Flight SIMS analysis,
providing evidence of the thermal stability of tthe
he barrier layer. Finally, we note that the
transferred silicon film on the SiOG maintains a single crystalline quality as evidenced by
several studies including X-ray
ray diffraction, TEM, and Raman spectroscopy.
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2.3 Prior work on SiOG
To reduce and/or eliminate the possibly of floating effects in a thin-film MOS
transistor, a three terminal transistor design can be used such that the body of the
transistor becomes fully depleted. This helps to eliminate the floating body effects and
ensure that there are no added parasitics associated with a body terminal. To design such
a transistor, appropriate gate dielectric thickness, gate workfunction silicon thickness and
body dopant concentration are required. Specific details about these parameters will be
discussed in Chapter 4.
Without using wells or other counter-doping techniques, NFETs and PFETs can be
fabricated. The NFET is of the traditional sort, having degenerately doped n-type source
and drain regions in a p-type film. It is an inversion-mode device, forming an n-channel
when a positive bias is applied to the gate electrode. Its threshold voltage is such that it is
consistent with enhancement mode operation. The NFET on SiOG could be designed to
operate as either a partially depleted or a fully depleted device. Because the silicon film
used for this study was ≤ 200 nm, and lightly doped, the body contact on a four terminal
transistor design was essentially useless and a three terminal fully-depleted design was
pursued.
The PFET is an accumulation-mode device. It is built in a p-type film with
degenerately doped p-type source and drain regions. The accumulation mode transistor
conducts current when a negative bias is applied to the gate electrode, forming an
accumulation channel of majority carriers. The device is off when the body region of the
transistor is fully depleted of free carriers, impeding conduction from the source to drain.
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2.4 Dopant activation at low temperatures and junction quality
In conventional thin-film transistor (TFT) technology, conductive silicon regions are
formed via in situ doping during the deposition of amorphous silicon.

In CMOS

fabrication on silicon (i.e., bulk Si, SOI), the standard method of adding impurities is ion
implantation, after which an anneal must be performed to remove lattice damage and
allow the dopants to occupy lattice sites and become electrically active.
While dopant activation at low temperatures is possible, the activation anneal is
typically done at 900 °C to 1000 °C in order to provide full activation and ensure that
damage removal is complete. For high-dose implants, solid-phase epitaxy (SPE) initiates
at around 500 °C, and takes advantage of the lattice rebuilding process to incorporate
dopants at lattice sites [12]. However imposing a 600 °C temperature constraint, to
prevent the glass substrate from warping or compacting, provides limited thermal energy
for atomic rearrangement, and can result in the formation of secondary defects which are
attractive regions in which dopants can segregate and limit the level of activation. The
activation of low-dose implants is further challenged by the virtual elimination of thermal
diffusion, relying on incorporation into the lattice through point defects.
Under low-dose conditions (<1013 cm-2) the activation behavior appears quite
straightforward, with the 600 °C activation levels of boron and phosphorus at
approximately 60% and 80%, respectively [13]. In this low-dose range, the implant
damage that is created is limited to primary crystalline damage. Low doses of light ions
(e.g., boron) create isolated point defects or point defect clusters in essentially crystalline
silicon, whereas low doses of heavy ions (e.g., arsenic) create completely amorphous
material in an otherwise crystalline layer [14].
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In the case of both phosphorus and boron, as the implant dose is increased to the
moderate diode range around 1014 cm-2, the 600 °C activation levels are decreased
significantly; only 25% of the phosphorus dose and 15% of the boron dose become
electrically active.

Phosphorus demonstrates effective self-amorphization at implant

doses higher than 5×1014 cm-2. This is due to the formation of crystal dislocations that
form during the anneal that inhibit dopant activation, as well as the reliance on thermal
diffusion for dopant atoms to find available lattice sites [12], [15].
Under high-dose conditions, a completely amorphized surface layer can result in a
solid phase epitaxy (SPE) regrowth of the silicon crystal, using the underlying crystal
structure as the seed. Dopants become incorporated into the lattice structure during this
rebuilding process, requiring significantly less energy than primary defect recombination
[12]. The lattice regrowth rate has been shown to be highly dependent on the
concentration of substitutional dopants; high concentrations can cause an increase by
factors of 6-25 [16].
In the case of phosphorus, a dose of 1015 cm-2 demonstrates 77% activation at 600°C
[13]. However, boron demonstrates a further decrease in the ability to achieve activation
(only 5-6%), with the deactivation effect even more pronounced; quite different from the
corresponding phosphorus result. The deactivation process occurs because of a
competition between silicon interstitials and boron atoms for substitutional lattice sites, or
by the formation of inactive complexes due to interstitials pairing with boron [12].
SPE is not effective in activating high-dose boron implants when the boron is
introduced as a single ion species (11B+). The degree of boron activation can be increased
by implanting a molecular species that self-amorphizes the crystal; BF2+ is commonly
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used for the formation of low thermal-budget shallow p+/n junctions. Another method is
the use of a pre-amorphization implant.
An amorphous region can be formed without relying on self-amorphization by
implanting a non-reactive ion to create a damaged region prior to implantation of the
dopant ions. This allows for control on the depth of the amorphous region that is
independent from the location of dopant atoms. Pre-amorphization can suppress
channeling of the dopant ions, and result in significant levels of activation through SPE.
Certain considerations when using this technique are the damage and dopant distributions,
and the possibility of secondary defects that may form during the annealing process and
remain thermally stable under low temperature constraints.
Under phosphorus low-dose conditions (< 1×1013cm-2) the annealing of primary
damage results in approximately 55-60% activation.

As the dose is increased, but

remains below the point of self-amorphization, the formation of secondary defects results
in a decreased level of activation to approximately 40%. As the dose is increased above
the onset of self-amorphization, the activation level increases to over 75%. As the dose is
further increased, an activation limit causes a decrease in the percent activation and the
active dose appears to saturate.
Fluorine (19F) has been investigated as a pre-amorphization implant, preceeding
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B

in the formation of shallow p+/n junctions [17]. While fluorine (19F+) may not be an
obvious choice for the creation of implant damage due to its low atomic mass, the
precedent of using fluorine with boron has been established in the use of BF2 molecular
implants.
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Experiments with

11

B implants demonstrated a clear relationship between dose and

activation capability. While 50% activation at 600 °C can be achieved under low-dose
conditions, this was clearly not an acceptable strategy to achieve low-resistance p+
regions. As the 11B dose is increased, activation levels at 90% [13] are achievable with
19

F pre-amorphization. As the

11

B dose in silicon is increased above 1015 cm-2 there

appears to be an activation limit similar to phosphorus, shown by a decrease in the
percent activation and a saturation of the integrated active dose.
For the experiments as part of this study, 600 °C activation of phosphorus and boron
was used. Low resistivity n+ and p+ regions were achieved around 50 Ωcm and 150 Ωcm.
respectively. Regardless of self-amorphization or pre-amorphization conditions, the
600 °C anneal provides enough energy for the healing of the lattice through SPE. High
integrity junctions were able to be formed and used through this study; specific
information on these junction is provided in Section 5.6.
2.5 Low temperature, CMOS thin-film transistor fabrication process
Both NFET and PFET devices have been fabricated on SiOG, SOI and bulk
substrates. Because of temperature constraints of the glass [18] all processing was done at
temperatures ≤ 600 °C. The original process stated in [19] was modified for improved
transistor performance by adding several cleaning steps and refinements in material
deposition and etching steps.
To monitor the fabrication process, SOI and bulk silicon wafers were used with
known material parameters (resistivity, crystallinity, thickness, etc.). These wafers were
processed using the exact same steps as the SiOG substrates. Because of the wellunderstood nature of these substrates, any process flaws could be extracted independent
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of the substrate material without being confounded with the substrate fabrication
conditions of SiOG. Also the SOI substrate was used as a “best case” example of thinfilm CMOS fabricated at low temperatures in a crystalline film. The SOI substrate is
known to be of high single-crystal quality with exceedingly low defect conditions. The
following paragraphs provide a description of the low-temperature CMOS fabrication
process used to make transistors and other semiconductor devices on SiOG substrates.
Prior to fabrication, the SiOG substrates are cleaned in a 50:1 H2O:H2SO4 piranha
bath for ten minutes at 130 ºC. The piranha bath is excellent for removal of organic
material and also removes metal contaminants [20], [21]. Many micro-fabrication tools
are not equipped to handle transparent substrates. To prepare SiOG for tool handling, a
protective SiO2 film of 1000 Å was first deposited over the Si film via LPCVD. Then a
5000 Å molybdenum film was put on the backside of the SiOG substrate to make it
opaque and to enable capacitive signal detection for tool handling systems. Molybdenum
was chosen for this purpose because of its ability to withstand subsequent process at
temperatures ≥ 600 °C via PECVD. To protect this molybdenum film from wet chemical
processing, 2 µm SiO2 was deposited over it. Instead of backside metallization, the SOI
and bulk wafers received backside implants to allow for ohmic contact formation, which
is important for electrical characterization.
Active level lithography was done and silicon mesas were etched using a RIE plasma
with SF6 chemistry. All silicon was etched between the mesas down to the glass substrate.
The etch was engineered such that the edge of the mesas resulted in taper of 60º helping
to ensure conformal step coverage for subsequently deposited films. The substrates were
then cleaned in preparation for the gate dielectric deposition. Cleaning consists of a
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10 minute immersion in a 50:1 H2O:H2SO4 piranha bath followed by a 10 minute
immersion in 5:1:1 H2O:H2O2:HCl bath. A SiO2 film was used as the gate dielectric for
both the NFETs and PFETs, deposited via LPCVD at 425 °C with a target thickness of 50
nm. A molybdenum film was then deposited over this, via DC sputtering, patterned and
reactive-ion etched to form the gate electrode.
To allow for a self-aligned process the molybdenum gate blocks the source/drain
implant. Phosphorus was used for the NFET source drain implants. At high doses
phosphorus will self-amorphize the silicon lattice, allowing for reasonable levels of
activation at 600 °C [13] To achieve highly doped n+ source/drain regions, a 4×1015cm-2
31

P dose was implanted at 110 keV. To achieve sufficiently doped PFET source/drain

regions, a
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F &

11

B co-implant was required. A fluorine dose of 3×1015 cm-2 was

implanted at 70 keV to cause pre-amorphization of the silicon film, followed by a 4×1015
cm-2 boron implant at 35 keV. All implants were done through the 100 nm screening SiO2
layer which spreads the implant profile throughout the entire thickness of the silicon film;
allowing the source and drain regions to be more uniformly doped from the front surface
to the back interface. This especially important for silicon films thicker than 150 nm.
Following the n+ and p+ implants, a 200 nm LPCVD SiO2 inter-level dielectric (ILD)
was deposited at 425 °C. An anneal at 600 °C for two hours in a N2 ambient was
performed to activate the source/drain regions as well as improve the insulating
characteristics of the ILD and gate dielectric. Contacts were then patterned and etched
using a wet process, followed by aluminum deposition, pattern and etch. Finally, a sinter
at 425 °C in forming gas (5% H2 in N2) was done for 15 minutes to complete the
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fabrication process. Example NFET and PFET characteristics from this low-temperature
process are shown in Figure 7.
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Figure 7. Measured thin-film CMOS on SiOG transfer characteristics with channel dimension W/L=
24 µm /6 µm compared with equivalent transistors fabricated on SOI substrates. VDS was set to a
magnitude of 0.1 V for the linear regime characteristics and 5 V for the saturation regime. The NFET is a
traditional inversion mode device and the PFET is an accumulation mode device. CMOS operation is
nearly symmetric around 0 V gate bias, with both devices demonstrating 5 orders of magnitude current
drop in the off-state under saturation conditions.
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Chapter 3
ELECTRICAL ANALYSIS OF THE GLASS/SILICON INTERFACE
3.1 Introduction
To better understand how electron devices operate in SiOG and other similar material
systems, there needs to be an acute awareness of the surfaces and interfaces involved.
Almost all electron devices are fabricated on the surface of a semiconductor. The
morphology of the surface, formed through processes such as chemical-mechanical
polishing (CMP), electro-polishing, or the deposition of films has a significant impact on
how electron devices will function. In addition to the properties of the surface, materials
systems that involve a bonding process, like SiOG and SOI, also have a
semiconductor/insulator interface that can impact electron device performance. The
preparation of the surfaces prior to bonding, the bonding process itself and post-bonding
treatments can all have a significant role in determining the properties of the formed
interface. If the bonded interface is far from any active regions in the semiconductor, its
impact on device operation may be insignificant. However, if the interface is in close
proximity to devices, as is the case with thin films, its impact could be much greater. The
impact that the interface is not merely a function of spatial distance, but is a function of
several factors including distance, dopant concentration profile, and electrode
configuration as well as the nature of the defects formed at the bonded interface. Prior to
this study there is no known report of the electrical characteristics of an interface of glass
and silicon formed through anodic bonding.
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SiOG contains a thin silicon film, less than 500 nm, and a thick, insulating display
glass substrate, approximately 500 µm thick. To make a vertically integrated, MIS
capacitor structure as shown in Figure 8A, the glass is used as the gate dielectric. Using a
standard SiOG substrate requires only the addition of metal electrodes for the gate and
ohmic contract to the silicon. However, using the thick glass as the gate dielectric reduces
the electric field intensity between the gate electrode and silicon. This leads to
substantially higher biasing voltage required to induce strong accumulation and inversion
in the semiconductor. A MIS capacitor is considered with 50 nm SiO2 gate dielectric, εr=
3.9, and is biased at 5 V. To reach the same level of induced charge by comparison with a
500 µm thick glass gate dielectric, εr= 5.25, would require a bias voltage greater than
40,000 V as indicated in Figure 9. While building and measuring such a MOS capacitor
is possible, special hardware is require as most commercial LCR meters only offer bias
capabilities below 50 V [22]. In addition, safety concerns arise when working with such
high bias conditions.
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Figure 8. Schematic showing the integration of a MIS capacitor to study the silicon-glass interface formed
through anodic bonding. The configuration in (A) shows a typical SiOG substrate with a glass thickness of
approximately 500 µm. The glass is used as the gate dielectric and provides mechanical support. To make
C-V measurements using this configuration would require DC bias voltages >40,000 V. Configuration (B)
used a thick silicon substrate for mechanical support while a thin layer of glass is used as the gate
dielectric. Keeping this layer less than 1 µm allows for the use of biasing voltages below 50 V.

In order to make C-V measurements of the silicon-glass interface, the glass needs to
be made thin so that low bias conditions can be used. Figure 8B show a simple MOS
capacitor with a thin display glass gate dielectric and a bulk silicon substrate. The
dielectric thickness should be less than 1 µm so that biasing voltages less than 50 V can
be used as indicated in Figure 9. With the glass on the order of 1 µm or less, the
mechanical stability of the MIS capacitor is not viable with thin silicon. Thus the bulk
silicon substrate provides mechanical support for the capacitor.
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Figure 9. Plot showing the theoretical capacitance per unit area of a MOS capacitor as a function of the
glass gate dielectric thickness. A dielectric constant, εr = 5.25 was considered. The secondary axis shows
the bias voltage required to induce the same level of charge as compared to MOS capacitor with a SiO2 gate
dielectric (εr = 3.9), 50 nm thick, biased at 5 V. The dotted lines highlight 0.05 µm and 500 µm glass
thickness scenarios.

3.2 Goal of study
The purpose of this study is to electrically characterize an anodically bonded
silicon/glass interface using capacitance-voltage (C-V) methods. Reference [23] details
the many methods using C-V to characterize a semiconductor-insulator interface. A
vertically integrated metal insulator semiconductor (MIS) capacitor structure is used.
Display grade glass is bonded to a bulk silicon substrate and thinned. The thinned glass is
used as the gate dielectric while the silicon becomes one of the electrodes of the MIS
capacitor system. This allows for simple fabrication and measurements while all analysis
and modeling is confined to one dimension.
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3.3 Glass thinning
The glass used for anodic bonding to silicon is of a fixed thickness. It is bonded to the
silicon and is not deposited or grown. Once the glass is bonded to a silicon wafer, it needs
to be thinned to meet the requirements for the formation of a MIS capacitor. There are
many means for thinning glass. One method is to do so mechanically by a grinding or
lapping process. Mechanical methods are well established for thinning and shaping glass
[24]. However, thinning from 500 µm to less than 1 µm poses some challenges;
particularly the lack of an end point signal. Attempts were made to thin the glass on
silicon by using Ecomet IV grinding/lapping tool. The EAGLE2000® glass has a Knoop
hardness of approximately 6.3 MPa [18], lower than that of silicon which ranges from
11 MPa to 13 MPa [25], [26]. An 800 grit, diamond pad was used. A table rotational
speed of 50 rpm and a down pressure of 35 psi were applied. During the grinding/lapping
process water was dispensed at 0.5 GPM. This resulted in a removal rate of 20.8 µm/min.
The process however left the surface with a hazy appearance. An average roughness of
20 µm was measured using a scanning stylus profilometry system. In order to use
mechanical thinning methods for the fabrication of MIS capacitors, multiple grinding and
polishing steps would have to be incorporated to insure a surface finish on the nanometer
scale. Though possible to improve the surface finish, the additional process complexity
still would lack an end point method. The pursuit of this method was abandoned for a
more practical one.
An alternative to mechanical means of thinning display glass is to do so by wet
chemical processing. In the FPD industry, chemically thinning or slimming of display
glass substrates up to Generation 5 sizes (1100 mm × 1250 mm) [27] is becoming more
commonplace [28]. By reducing the thickness, this reduces the overall weight and size of
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the glass so that it can be put into ever-increasingly thinner consumer products. The
requirements for such thinning processes is that they need to be uniform across a large
area as well as locally such that roughness in kept to a minimum.
As was described earlier in Section 2.2, the bulk of display grade glass substrates
consist of Si and O. This allows for fluorine-based chemistries to be used and react with
the glass for etching. However display glasses also contain proprietary mixtures of alkali
and alkaline earth metals as well. In the case of EAGLE2000® glass, it is an alkaline earth
boro-aluminosilicate base and contains metal cations including, but not limited to, Al, B,
Ca, and Mg [18], [29]. The metals are not soluble in fluorine-based chemistries and can
hinder the thinning process. When an etchant, such as HF, reacts with oxides like Al2O3,
CaO and MgO, it form an insoluble byproduct of AlF3, CaF2, and MgF2 [30]. This
fluoride “skin” can prevent the continuous etching of the glass substrate, limiting the etch
depth and uniformity. Thus, additional chemistries need to be used with fluorine-based
etchants to increase the solubility of other components in the glass substrate. Chemistries
such as H2SO4 or HNO3 have been used to attack Ba, Al, and Ca species. However, HCl
is commonly used because it has the broadest range for reacting with most cation species
in the glass and increasing their solubility [31]. Glass thinning solutions in the FPD
industry are in general proprietary mixtures of fluoroboric acid (HBF4) with other
chemistries and surfactants to increase the solubility of alkali and alkaline metal and
improve etch uniformity [32]. HBF4 is chosen based on safety concerns rather than
process performance [31]. Ammonium fluoride (NH4F) is also used as buffering agent to
increase the lifetime of the solution.
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Despite the use of a variety of chemical etch mixtures to help increase the total
solubility of a display grade glass substrate, not all constituents of the glass will react
with the solution. In other cases, reaction of certain species can form insoluble
byproducts known as a “sludge” [33]. Nonreactive components or insoluble byproducts
can adsorb to the glass surface during the etch process. This can prevent fresh solution
from reacting with the surface of the glass, causing non-uniformities and roughness. To
prevent the buildup of sludge on the glass substrate surface there are many approaches
possible in setting up an etch system. Some of these include using ultrasonic irradiation
[34], gas bubbles [35] or an etchant spray system [36]. Using the etch apparatus described
in [37], which incorporates a bubbler, glass roughness values less than 10 nm have been
reported.
To thin glass on silicon for this study a mixture of HF:NH4F:HCL was used. A
commercially available mixture of 1:5.2 by volume HF:NH4F was titrated with HCl at
60 °C. The maximum volume of HCl was added to the 1:5.2 HF:NH4F just under the
threshold before a precipitate of NH4Cl/NH4F crystals would form. This resulted in a
final etch solution volume ratio of 1:5.2:3.5 HF:NH4F:HCl. To prevent to build up of
sludge on the glass, the etch apparatus in Figure 10 was assembled, consisting of a PTFE
dish, PTFE spacers, and a PFTE coated magnetic stirrer. A hotplate with magnetic stirrer
capabilities was used to control the temperature of the solution and the rate of the spinner.
The sample to be thinned was placed on top of the spacers, glass side down. This allowed
any precipitates that formed to naturally fall away from sample due to gravity. The stirrer
agitated the solution, ensuring that fresh etchant was in contact with the glass surface
while also forcing all sludge buildup to the outside of the dish.
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The etch rate of the solution was determined by measuring the step height of
protected regions after being etched for a set time. The step height measurements were
made using a stylus profilometer. At 25 °C the etch rate of EAGLE2000® glass was
determined to be 1.05 µm/min. To increase the etch rate, the temperature was elevated to
60 °C and the resulting etch rate was 3.08 µm/min.

PTFE Dish
Bonded
Si/glass sample

PTFE spacer
PTFE coated
magnetic stirrer

Hot
Plate

60 °C

Figure 10. Schematic of apparatus for thinning glass on silicon. A PTFE dish, spacer and coated stirrer
were used to be compatible with the HF:NH4F:HCl solution. Temperature control was done via a hotplate.
The sample was thinned with the glass side down so that precipitates would naturally fall away. The stirrer
pushed the sludge build up towards the outside of the dish.

For safety purposes, the use of the minimum amount of etchant was desired. This
minimum amount was the volume necessary to barely submerge the sample, which was
275 mL of etchant (28.2 mL of HF, 146.8 mL of NH4F, 100 mL HCl). Because greater
than 99.8% of the glass was to be removed, it was necessary to insure than the solution
would not become depleted and give an unpredictable etch rate. The glass sample size
was one quarter of a 6 in. diameter wafer, approximately 500 µm thick. Figure 11 shows
the etch depth versus time for EAGLE2000® glass at 60 °C. A linear relationship is
observed, indicated that the solution does not become depleted with time and that the etch
rate remained constant. This allowed for predicable thickness determination for a given
etch time and thus an in situ endpoint signal was not required. For each sample that was
thinned, a fresh solution of etchant was prepared.
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Figure 11. Thickness of EAGLE2000® Glass etched for a given time in a 1:5.2:3.5 HF:NH4F:HCl etch
solution at 60 °C. The etch rate was 3.08 µm/min. The constant etch rate, as indicated by the linear fit,
shows that the etchant does not deplete while etching one quarter of a 6 in. glass wafer, 500 µm thick in
275 mL of solution. This allows for predictable final thickness based on etch time.

To thin a bonded silicon-glass sample, the etch time was determined such that
approximately 50 µm of glass would be left. Assuming 500 µm of glass, and using an
etch rate of 3.08 µm/min. the etch time is 146.1 min. to remove 450 µm of glass. During
this time the sample was face down as indicated in Figure 10. For the remaining part of
the thinning process, the sample was placed with the glass side up so that it can be
observed visually. At this point during the etch, it was assumed that the buildup of sludge
on the surface was negligible. As the thickness of the glass is reduced to the order of the
wavelength of light (white light, 400 nm to 700 nm), interference fringes can be observed
visually with the naked eye. The appearance of these fringes was used as a crude but
effective endpoint to indicate that the film was less than 1 µm thick.
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3.4 MIS Capacitor fabrication with thinned glass dielectric
The following describes the process for fabricating MOS capacitors using
EAGLE2000® glass as the gate dielectric. EAGLE2000® glass, approximately 500 µm thick,
was bonded to a 6 in. diameter, prime grade, silicon wafer of (100) orientation using the
anodic process described in [10]. The wafer was p-type, doped with boron at a
concentration of 2×1015 cm-3. It should be noted that unlike the SiOG fabrication process
described in Section 2.2, there is no residual hydrogen present in the silicon since no
cleaving was to take place. Thus any defects can be associated with the interface rather
than within the bulk of the semiconductor. The glass of the bonded sample was then
thinned as described in Section 3.3. Final glass thickness measurements were made using
a Woollam variable angle spectroscopic ellipsometer (VASE). Roughness was estimated,
using a profilometer with a 10 µm stylus, to be on the order of 10 nm. A Materials
Development Corporation mercury probe was used to electrically verify that the glass
was thin enough for characterization through C-V measurements. The sample was then
cleaned using an RCA process [20] excluding the use of the HF step. 500 nm of
aluminum was then deposited on the surface and the back of the sample using a flash
evaporation source at 2×10-7 torr base pressure. The aluminum was patterned and etched
using Transene Type A aluminum etch (H3PO4:HNO3:C2H4O2:H2O, 16:1:1:2 by volume)
to form 400,000 µm2 circular dots. A 425 °C sinter for 15 min. in a 5% H2/N2 ambient
completed the fabrication process.
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3.5 Measurement and analysis
Capacitance-voltage sweeps were made on a MOS capacitor with the thinned
EAGLE2000® glass as the gate dielectric. It was determined that the glass thickness was
426 nm from the maximum capacitance. Assuming a dielectric constant of 5.2 for the
glass, the equivalent SiO2 thickness (EOT) is calculated to be 410 nm. Figure 12 shows
the measured C-V characteristic and the calculated ideal characteristic using the said
thickness and material parameters discussed in Section 3.4. The parameters for the
measurement were set for 0.5 s delay between gate bias points with 50 mV, sinusoidal
signal applied at 100 kHz.

Figure 12. Capacitance-voltage measurement of a MOS capacitor utilizing EAGLE2000® glass as the gate
dielectric taken at 100 kHz. The glass was anodically bonded to a bulk silicon wafer doped with
2×1015 cm-3 boron. The glass was thinned to 426 nm and aluminum was deposited on the surface and back
of the sample, followed by sintering in forming gas. The area of the capacitor is 400,000 µm2. The solid
line is the ideal calculated C-V characteristic.

In comparing the measured characteristic to the computed one in Figure 12, it appears
nearly ideal in nature. A fixed dielectric charge level of 2×1010 cm-2 was extracted from
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the fit. Hysteresis was not observed. An attempt to use the high-frequency method as
described by Terman [38] to extract the density of interface states, Dit, was made, but the
level near 1010 cm-2 is less than the error associated with this procedure [23].
To more thoroughly understand the nature of trap states at the silicon-glass interface,
C-V measurements were made at varying frequencies, also observing the parallel
conductance. Figure 13 illustrates C-V characteristics made at selected frequencies and
Figure 14 shows the extracted trap densities based on the parallel conductance [39, 40].
The moderately doped, 2×1015 cm-3, bulk silicon substrate adds excess series resistance
which causes the variation in capacitance observed in the accumulation portion of the
characteristics. However, minimal variation occurs in the depletion portion of the
characteristic, where traps fill and empty causing distortion. Qualitatively, this indicates a
silicon-glass interface that contains a relatively low density of interface states.
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Figure 13. Variable frequency C-V measurements. There is little variation in the depletion region of the
characteristics as a function of frequency. Variation is noticeable when the capacitor is biased in
accumulation portion of the characteristics. Series resistance due to the bulk silicon substrate causes
variation in capacitance in accumulation.

The trap density is quantified in Figure 14. Since the sample is p-type, traps extracted
between the valance band and the energy band mid gap are valid [23]. Toward mid-gap
the density is low, on the order of 2×1010 cm-2 eV-1 or lower. Moving closer towards the
valance band the densities of traps begin to increase. This is typical of p-type
semiconductors as the energy level of the dopant ions is near the valance band edge [41].
The bonded silicon-glass interface shows a continuous distribution of trap energies. This
is analogous to what is typically observed with a thermally grown, SiO2 interface with
silicon. The similarity may be due in part to the formation of a thin SiO2 layer through an
electro-chemical process during the anodic bonding process discussed in Section 2.2.
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Figure 14. Density of trap states extracted from the parallel conductance at variable frequencies. The
observation of a continuous energy profile with a higher density at the valance band edge suggests that the
anodically bonded silicon-glass interface is electrically similar, to a silicon-SiO2 interfaced formed via
thermal oxidation.

The silicon-glass interface, as formed through the anodic bonding process, is of high
quality, approaching that of thermally grown SiO2 on silicon that has been sintered. The
measurements of a near ideal C-V characteristic with the extraction of low densities of
traps near the mid-gap support the inference of a high quality interface. Using the anodic
bonding process described in [10], the as-formed, silicon-glass interface will have a very
minimal impact on electron device operation if sintering is performed, which is standard
in MIS processing.
3.6 Temperature instability
The stability of the silicon-glass interface can be studied through temperatures bias
stress (TBS) measurements. During these measurements a bias is applied across the MIS
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capacitor and typically held for a time period. The use of elevated temperature helps to
provide energy to enhance the degradation process in a shorter period.
Measurements on glass-silicon MIS capacitors, with parameters described in
Section 3.4, were made at various temperatures ranging from 20 °C to 200 °C in 10 °C
increments. The sample was held at the set temperature for 5 min. to ensure that it was in
thermal equilibrium. Frequencies at 1 MHz with 0.01 V increments for the gate bias were
applied. The gate was initially biased so that the device was in inversion and swept
toward accumulation. The measurement integration time was 820 ms (long integration on
an HP4284A LCR meter [42]) with a 0.5 s delay between each gate bias to insure that the
semiconductor was at equilibrium. Figure 15 shows the resulting temperature-dependent
C-V characteristics.
For an ideal MOS capacitor operated at increasing temperatures at a high frequency,
there should be a decrease in the minority carrier response time. This leads to an increase
in the capacitance when the device is biased in inversion, Cinv. At low temperatures, Cinv
and the minimum capacitance, Cmin, are the same. At high enough temperatures Cinv will
equal to that of the oxide capacitance, Cox, even if the device is operated at high
frequencies. This decrease in the minority carrier response time observed in Figure 15 is
represented as an increase in Cinv at different temperatures. The temperature at which
Cinv > Cmin is approximately 160 °C with a transition from high-frequency-like to lowfrequency-like characteristics [43].
Ideally, with a change in temperature, only Cinv should change. However, Figure 15
also exhibits a lateral, positive shift in C-V characteristic with temperature in addition to
the increase in Cinv. The inset plot in Figure 15 shows the voltage shift at 60 pF as a
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function of temperature. A right shift is first observed at approximately 60 °C. At 200 °C

the shift is 5.43 V. Upon cooling the device ffrom 200 °C to 27 °C, the measurement
resulted in a C-V
V curve that was right
right-shifted 4.73 V. The slope in the depletion region of
the curve is slightly stretched positive near the onset of inversion but Cinv returned to its
original value. The 4.73 V shift is equivalent to the addition of a negative sheet charge
level of 4.5×1011 cm-2 at the glass
glass-silicon interface.
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Figure 15. Measured C-V
V characteristics taken at various temperatures. The initial measurement was at
a 20
°C and incremented by 10 °C until 200 °C. The dark line represents a measurement at 27 °C after the sweep
at 200 °C. The inset shows the voltage
oltage shift as a function of temperature at a capacitance value of 60 pF.
An initial shift is first observed at 60 °C. The
he fit is slightly more quadratic than exponential. The shift
between the initial 20 °C and final 27 °C curves is 4.73 V which is due to an apparent addition of 4.5×1011
cm-2 negative charge (effective) to the glass
glass-silicon interface.

The total time for any particular applied gate bias was 25.08 s considering all
temperatures. The sample also saw biasing from both polarities at the same magnitude.

From Figure 5 in Section 2.2 it is known that the glass contains positive alkali and
alkaline ions separated from the interface by a barrier layer. With an elevated temperature
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and an applied drift field the ions can move. Appling a positive voltage to the gate sets up
an electric field pointing towards the silicon substrate. This would cause the positive ions
to drift towards the glass-silicon interface and induce a negative shift in the C-V
characteristics—the opposite of what is observed in Figure 15.
To further investigate the shifting observed in the C-V characteristic, a second sample
was subjected to temperature bias stress (TBS). The sample parameters are similar to that
of the previous stress with the exception of a thinner glass dielectric thickness of 216 nm.
To minimize the potential influence that the C-V measurement process has on degrading
the device, the measurement time was reduced by reducing the delay to 0.2 s and
increasing the gate bias increment to 0.05 V, with a 50 mV signal applied at 100 kHz.
The integration time was kept at 820 ms. A stress was applied across the device with a
magnitude of ±5V for 180 s at 275 °C. All C-V curves were measured at 27 °C. The
resulting characteristics appear in Figure 16.
Curve 0 represents the initial device in Figure 16. It is ideal in nature and through
model fitting a negative charge level 8×1010 cm-2 is inferred to be present at the interface.
Curve 1 is the result of a bias stress condition of a +5 V applied to gate resulting in a
maximum electric field of 2.31×105 V/cm across the gate dielectric when in accumulation.
As a result there is a +3.17 V lateral shift from the initial curve. This lateral shift is
equivalent to a change in interface charge of 4×1011 cm-2, resulting in a 4.8×1011 cm-2
negative charge. Such a dramatic shift suggests the presence of mobile ions or injected
negative charge as was alluded to previously. However, most mobile ions are positive in
nature [44]. If positive ions were to move towards the interface, as the conditions for this
first TBS would allow for, a negative shift in the C-V curve would be expected. A
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negative TBS was applied to see if the effects of the positive TBS could be reversed and
is represented by curve 2. The stress was equal in magnitude to that for curve 1, but
opposite in polarity. Curve 2 shifted −1.57 V from curve 1, approximately half of the
shift from the initial curve to curve 1. The perceived change in charge at the interface is
1.7×1011 cm-2. A final stress of +5 V was applied and resulted in curve 3 which continued
to shift in the same direction as curve 2 by an additional −0.63 V from curve 2. This is a
perceived interface charge change of 8×1010 cm-2. It should be noted that curves 2 and 3
do not exhibit a clear oxide capacitance, Cox. An increasing capacitance in the
accumulation region of operation of the capacitor is coupled with an increase in the
parallel conductance of the applied AC signal. This suggests during the second TBS,
curve 2, that degradation of the glass gate dielectric was occurring. The degradation was
further increased during the 3rd TBS.
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Figure 16. Temperature bias stress of a glass-silicon MOS capacitor with a 207 nm glass dielectric. A ±5 V
potential was applied according to the legend, generating a maximum electric field 2.31×105 V/cm in
magnitude when in accumulation. The stress was applied at 275 °C for 180 s at each bias condition. All
measurements were made at 27 °C. From condition 0 to 1 a 3.17 V shift occurs. From 1 to 2 a -1.57 V shift
and 2 to 3 a -0.63 V shift. Measurements were made at 100 kHz.

There is a change of slope in the depletion portion of the C-V characteristic of all the
curves in Figure 16. This change occurs with the applied TBS. The change in slope in this
region, particularly if it appears smooth and continuous, is indicative of changes in the
interface trap density [45]. The slope resulting in curve 1 is greater than that of the initial
curve, indicating an increase in the surface trap density. A comparison of the maximum
parallel conductance (Gpmax) peak position with gate bias as a function of frequency is
shown in Figure 17. At higher frequencies, the position of Gpmax should move closer
toward that of the flat-band voltage (VFB) [23] [39], as the trap response time is longer
than the applied frequency. In Figure 17, the dotted line indicated VFB. For the initial case,
the change in Gpmax position over the frequency range of 1 kHz to 1 MHz is 0.4 V. After
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the TBS was applied at +5 V for 180 s at 275 °C the change increased 1.15 V, indicating
a higher level of interface traps.

Figure 17. Gpmax position as a function of a signal frequency for data presented in Figure 16. Initially the
capacitor showed only a 0.4 V maximum change in the Gpmax but after TBS at positive 5 V for 180 s and
275 °C, the change increased to 1.150 V. The increase in ∆V is directly associated with the increase in the
density of trap states. The base line shift of curve 1 suggests an increase of total negative charge at the
interface. The dotted line represents the position of the ideal VFB for each case.

To investigate whether or not the initial stress condition had any influence on the
glass MIS interface degradation, a TBS condition with a negative polarity (i.e., the
electric field pointing towards the gate electrode) was applied first to a second sample. In
Figure 18, curve 0 represents the initial characteristics of the capacitor. Appling a −5 V
gate bias for 60 s at 225 °C caused the slope to degrade and is represented by curve 1.
The polarity of the TBS was reversed and +5 V was applied to the gate of the same
device. Curve 2 shows a full recovery of the slope to the initial curve 0. However, the
curve is now shifted by 2.15 V, indicating an addition of 4×1010 cm-2 negative charge at
the glass-silicon interface. The shift is consistent in direction as discussed previously.
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Further insight is gained through the extraction of the interface trap parameters,
shown in Figure 19. It is clearly seen that the negative bias stress causes a change in the
trap energy distribution and that the positive bias stress reverses the effect. The change in
the trap distribution occurs between 0.37-0.5 eV with a maximum change at 0.41 eV.
According to [46], ionized impurities of Mg and O and are known to have acceptor-like
energy levels at 0.42 eV and 0.41 eV, respectively. Both of these elements are part of the
composition of the EAGLE2000® glass. In Section 2.2 it was discussed that during the
anodic bonding process, a barrier layer is formed, pushing all positive alkali and alkaline
ions away from the glass-silicon interface. An increase in the trap distribution is observed
when a negative polarity is applied to the gate. If the Mg ion is mobile this would attract
it towards the gate away from the interface. Thus it is more likely that the defect that is
causing the change in the trap density is oxygen related.

40

Figure 18. TBS of a MIS capacitor applying a negative polarity to the gate first. The capacitor contained a
1.5 µm thick glass gate dielectric. The stress was applied at 225 °C for 60 s at each bias condition. All
measurements were made at 27 °C. The magnitude of the maximum field was 3.57×104 V/cm. Application
of a negative bias on the gate caused a change in slope of C-V curve 1. Reversing the polarity caused a
recovery of the slope, but a positive lateral shift of curve 2.

While the actual nature of possible O-related traps at the glass-silicon interface has
not been studied, it is compared to the SiO2-Silicon interface from reports in literature in
Section 3.7.
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Figure 19. Density of surface states extracted using the HF (Terman) method [47]. After a negative TBS, an
increase in the density of traps between 0.37 eV and 0.5 eV is observed. Applying a positive TBS allowed
for a recovery of the trap energy distribution.

3.7 Relating observed temperature instability with literature
Negative bias temperature instability (NBTI) and positive bias temperature instability
(PBTI) are aging or degradation phenomena affecting MIS devices that have been studied
since the late 1960’s [48] [49]. NBTI is more predominantly studied than PBTI because
its effects are more significant on MIS devices, particularly p-MOSFETs that have an
n-type substrate and are subjected to a negative gate bias. The results of NBTI or PBTI
are a change in threshold voltage, degradation of carrier mobility, drive current and
transconductance. It is primarily accepted that degradation is due to the generation of
interface traps and oxide charge.
Considering an interface of silicon with a thermally grown SiO2, the main
mechanisms for NBTI are attributed to the breaking of SiH bonds. This is accomplished
through a combination of the magnitude of the electric field, temperature, holes, dangling
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bonds, and the amount of positive oxide charge and interface traps prior to device
stressing [50]. The stress will cause an increase in the Dit as well as positive oxide charge.
The generation of interface traps through NBTI is well understood and a generally
accepted model is base on reaction-diffusion [51]. However, there is still much discussion
on the mechanism for the formation of positive oxide charge. For PBTI there is formation
of interface trap charge; however, there is no positive charge formation [52].
Silicon-SiO2 related interface traps are denoted as Pb centers. On (100) silicon two Pb
centers have been detected through electron spin resonance [53] [54]. Figure 20 shows a
representation of the (100) silicon interface with SiO2 and the location of Pb0 and Pb1
interface traps [55]. Much research has been conducted on these centers and the
consensus is that Pb0 centers are electrically active while Pb1 centers are not. Both the
centers are the result of strain relief. This electrical activity relates to observations
consistent with Figure 19.
Pb1
Pb0

Si

O

H

Pb0

(100) Silicon
Figure 20. The surface of (100) silicon showing Pb0 and Pb1 defects. Reproduced from [55].

In Figure 16 and Figure 18, the application of a positive TBS on the devices causes a
positive shift in the C-V characteristics, indicated the increase of negative charge at the
glass-silicon interface. This is consistent with findings in [52] and [56] that negative
charge is being trapped in the oxide through direct tunneling [57]. However, inconsistent
with literature, in Figure 16, with application of positive TBS not only is there a positive
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shift in the characteristics, there is also some degradation in the slope, indicating the
formation of acceptor-like trap states. Another possibility is that the change in C-V curve
slope may be due to a non-uniform distribution of negative charge across the interface
rather than trap formation. For this to occur on a MIS capacitor, non-uniform bulk charge
in the glass must exist that can cause local variation in the electric field. In [58] and [59],
it was reported that positive TBS on MOS capacitors resulted in uniform charge
formation. In this particular case, this suggests that while the glass-silicon interface is
very similar to that of SiO2-silicon, there are difference such that the formation of
acceptors is possible.
3.8 Summary of electrical nature of the glass-silicon interface
A MIS capacitor formed through an anodic bonding process of EAGLE2000® glass and
a p-type silicon substrate exhibits many characteristics similar to of SiO2-silicon MOS
capacitor. The as-bonded interface between the silicon and glass has near-ideal C-V
characteristics as are evident in Figure 12, comparable to a thermally grown SiO2.
However, with moderate temperature bias stressing, the interface begins to degrade
quickly. An applied electric field as low as 3.57×104 V/cm can induce changes to the
interface at temperatures of 225 °C. With a positively applied bias, the interface is very
susceptible to the injection of negative charge from the semiconductor. With a negative
bias, the formation of traps occurs. The configuration of the SiOG material system is such
that the application of a normal electric field across the glass-silicon interface is unlikely.
However, fringing fields that have a normal component to the interface on the order of
104 V/cm are very probable for electron devices designed on the micron scale, and
increase as devices are scaled at potentials of 5 V or less, as determined through
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simulation. Self-heating on SiOG substrate is more probable because of the thick,
insulating glass substrate. This, coupled with the fringe fields, could lead to unwanted
degradation in the glass-silicon interface.
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Chapter 4
THIN-FILM, LATERAL, METAL INSULATOR SEMICONDUCTOR CAPACITOR
4.1 Introduction
The use of capacitance-voltage (C-V) measurements has been a staple for the
understanding and characterization of thin-films and semiconductors. The idea of the
MIS capacitor has been around since the late 1920s [60], [61] and extensive analysis of
its operation was done in the 1950s and 1960s [43], [62]. In this chapter, the adaptation of
the MIS capacitor for the characterization of SiOG and other substrate systems that
contain a thin semiconductor on a thick, insulating substrates is discussed.
A simple bulk MIS capacitor contains a metal gate electrode, a gate dielectric, a bulk
semiconductor substrate, and often some form of contact metallurgy to the substrate.
Such a configuration is shown in Figure 21A. The semiconductor itself is one of the
electrodes of the capacitor. For the SOI material system a buried oxide layer (BOX)
separates the active silicon film from the bulk substrate. A vertically designed capacitor is
still possible, as shown in Figure 21B, but now there are two MIS capacitors in series;
again, one electrode is the bulk silicon substrate. For thin semiconductors on thick,
insulating substrates, it is not always possible to connect using the bottom of the substrate
as shown in Figure 21C. Thus, all connections need to be made from the top side. This
introduces some changes in design considerations from MIS capacitors on bulk silicon or
SOI. A two-dimensional component is added; however this can be rendered insignificant
with proper design.
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In the case of the bulk MIS capacitor, there is only one interface and one
space-charge region (SCR). It is only necessary to modulate the gate voltage, VG, to
extract information about the interface and bulk silicon properties. The bulk MIS devices
have been well documented in [23]. For the SOI case there are three interfaces: the active
silicon/gate dielectric, the active silicon/BOX, and the BOX/substrate. This leads to a
possibility of the formation of three SCRs. In addition, it is possible for the active silicon
to be either partially depleted (PD) or fully depleted (FD) of free carriers at a given VG.
Analysis is not as straightforward as for the bulk capacitor, but is also well-documented
in literature [63], [64], [65], [66]. To aid with measurements and parameter extraction, in
some cases the active silicon film is biased independently of the bulk substrate to a value
of VB while keeping the substrate at Vsub [67]. On substrates like SiOG, with thick,
insulating substrates, it is not possible to make backside connections using reasonable
voltage values as discussed in Section 3.3. Thus all connection must be made on the top
side with the gate at VG and the film at VB. There are still two interfaces involved: the
silicon/gate dielectric and the silicon/glass interface. Though there is no bottom electrode,
the formation of two SCRs in still possible: one induced by the field effect due to the gate
electrode and a possible second one induced by parasitic fixed charge, Qfixed, at the
glass/silicon interface.

47

VG

VG

VB

VB

Vsub

(A)

(B)

VB

VB

VG

VB

(C)

Figure 21. A comparison of common MIS capacitor profiles for (A) bulk semiconductors, (B) SOI, and (C)
SiOG. The bulk case only has one interface and one SCR. The addition of a BOX layer in the SOI setup is
really a MOSOS configuration with three interfaces and the possibility of three SCRs. With SiOG, there are
two interfaces and a possibility of two SCR. However, the thick insulator prevents the use of a bottom
contact.

4.2 Structure and design of the thin-film, lateral MIS capacitor
The MIS capacitor in one dimension is a simple geometry. Shown in Figure 22 is a
profile view of the thin-film lateral capacitor. Its configuration is identical to that of a
typical MOSFET, containing a gate electrode, a gate insulator, and two heavily doped
contact regions. If the heavily doped regions are of the same type as the bulk of the film,
then a direct, electrical connection to the body under the gate can be made.
Assuming L >> tSi, the width of the space-charge region, WSCR, is described by
2εs
ψs 0 
ψs for
WSCR 
Wscr t Si
qNA

(1)

This allows the DC resistance to be calculated as
Rbody 

L

2teff 
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ρ

(2)

where ρ is the resistivity of the film and teff  tSi -Wscr as indicated in Figure 22. Rbody
represents the resistance from the center of the body to the edge of a heavily doped region.
In a DC case, this does not matter since no current flows through the body of the
capacitor since the same potential is applied on both sides of the gate. However for C-V
measurements made at high frequencies, parasitic series resistance eventually becomes an
issue. From [23], the high frequency impedance is defined as Z  1/Y where the
admittance is Y=Gm +jωCm. The subscript m indicates the measured value and ω is
angular frequency 2 . Thus the series resistance at high frequencies is determined
through the real part of Z, represented as:
R

Gm
2
Gm +ω2 C2m

(3)

The measured capacitance is given by the equivalent RC circuit as:
Cm 

C
1+ωRC2

(4)

Assuming that the contribution to the series resistance in the heavily doped regions is
negligible, the change in series resistance is a function of the change in Wscr which is a
function of ψs and ultimately VG. As Wscr increases R also increases but C decreases. If
the limit of (4) is taken as Wscr →tSi then Cm is determined by whether R approaches ∞
faster than C approaches 0. What is not taken into account is that as Wscr increases, more
of the capacitance is due to coupling between the gate and the heavily doped regions.
When WSCR =tSi all capacitive coupling is between the gate and heavily doped regions.
Rbody no longer exists since the body is fully depleted and behaves like a dielectric. Thus,
Cm =C and no correction is required at high frequency for the thin-film capacitor. This is
a two-dimensional effect not associated with bulk MIS capacitors.
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Figure 22. Structure of the thin-film capacitor on SiOG. The profile is identical to that of a MOSFET. The
heavily doped regions may or may not be of the same type as the body of the device. Both heavily doped
regions are tied to the same potential. At high frequencies, the parasitic resistance of the heavily doped
regions and the lightly to moderately doped body could become an issue. The width of the device is into the
page (not indicated)

For the PD case or when there is no SCR at all (e.g., accumulation), the series
resistance due to Rbody still is a potential issue. As L increases, Wscr becomes less
significant through teff in (2). Thus L needs to be kept at a certain maximum length,
otherwise Rbody could become too high and result in erroneous capacitance measurement
at high frequencies. Considering a silicon film with NA =1015 cm-3 , tSi=200 nm and
Wscr =0.99tSi , a L = 400 µm would result in a 8.6% error between C and Cm at f = 100 kHz.
There are many possible layouts for the thin-film capacitor. However, to ensure sufficient
area for the capacitor without creating too much series resistance, an interdigitated layout
as shown in Figure 23B is preferred for independent control of the capacitor area and L.
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Figure 23. Layout of the thin-film capacitors. A paddle layout like (A) makes the area a function of L. The
interdigitated layout in (B) allows for an L independent of the total area.

The impact of series resistance on C-V characteristics is shown in Figure 24. For the
paddle design shown in Figure 24A, a large L is used so that sufficient area is created to
allow for a practical capacitance value for measurement. However at high frequencies,
the parasitic series resistance becomes significant and the characteristics degrade,
particularly in the accumulation region. For an interdigitated design shown in Figure 24B,
the length and area are controlled separately, causing no degradation to the C-V
characteristic. With the interdigitated design, the larger perimeter of the capacitor leads to
a larger fringing capacitance. Hence the minimum capacitance will increase.
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Figure 24. Degradation of C-V characteristics due to parasitic series resistance based on a (A) paddle layout
with L= 500 µm and an (B) interdigitated layout (L= 40 µm) based on measured results.

As shown if L is too large, it will have an impact on the measured capacitances of the
lateral thin-film capacitor. But what if L is small? When L is small, a larger portion of the
charge on the gate, QG, begins to interact with free carriers available in the heavily doped
regions through a fringing field effect. This creates a SCR that varies with L and is
maximum at /2 if both heavily doped regions are at the same potential. To determine
this, consider the structure in Figure 25 which is half of a FD thin-film lateral capacitor.
Using the methods described in [68] and conformal mapping transforms [69], the
structure in Figure 25 can be made to look mathematically like a parallel plate capacitor.
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Figure 25. Half of a thin-film lateral capacitor. When the semiconductor is fully depleted, a fringe
capacitance between the contacts exists. Using conformal mapping techniques, this structure can be made
to mathematically look like a parallel plate capacitor.

Transforming Figure 25 into a parallel plate capacitor yields the following expression
for capacitance:
  
where
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In (6), (7), (8) and (9), xG is the lateral gap between the gate electrode and film electrode,
if one exist. The results of (5) as a function of semiconductor thickness are shown in
Figure 26.
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Figure 26. Modeled and measured silicon thickness on SOI. Silicon thickness was determined through
capacitance measurements on a thin-film lateral MIS capacitor when fully depleted. The gate oxide was
50 nm.
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Assuming a tox = 50 nm gate SiO2, and a silicon thickness of tSi = 200 nm, a plot of
the capacitance of the FD silicon versus gate length, L, can be generated and is shown in
Figure 27. At about L = 5 µm the capacitance becomes a weak function of the gate length.
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Figure 27. Plot of equation (5) versus channel length for a FD capacitor. At about L = 5 µm the capacitance
rolls off and becomes a weak function of gate length. The parameters are: tSi = 200 nm, tox = 50 nm and xG
= 0.

To further investigate the minimum L that is feasible without causing
misinterpretation of the capacitance, two-dimensional numerical simulation can be
employed. A structure similar to that in Figure 22 was created in the Silvaco Atlas
numerical device simulator, with a SiO2 gate dielectric of tox = 50 nm, tSi = 200 nm a
body doping of NA = 1015 cm-3 and heavily doped boron regions with a concentration of
1020 cm-3. A metal workfunction of ΦM = 4.53 eV was considered. The surface potential
at the back glass-silicon interface, ψb, was monitored as L was varied. The results are
shown in Figure 28 for three different values of VG. As was indicated analytically with
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the capacitance using (5), at approximately L = 5 µm is where ψb becomes a weak
function of the gate length.
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-0.08
-0.16
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-0.32
-0.40
0.1

1

10

100

L (µm)
Figure 28. Bottom surface potential variation with L. tSi= 200 nm, NA= 1015 cm-3, tox= 50 nm ΦM= 4.53 eV.
For this simulation the electrodes were placed on the side (basically small source and drain, but not
infinitely small) and L was decreased. The source/drain contacts influence ψb due to formation of lateral
SCRs. As L becomes larger, the lateral SCRs are a smaller part of the total L affected.

For this study, thin-film lateral capacitors of an interdigitated layout were used. A
maximum L  40 µm was used with heavily doped regions of concentrations >1020 cm-3.
The area was adjusted by changing the number of fingers.
4.3 Operation of the thin-film capacitor with p and n-type contacts
The operation of the MIS capacitor on bulk semiconductors is well studied and is
present in many texts [23] [46] [70] [71] [72] [73] [74]. The operation of the thin-film
MOS capacitor is very similar to that of the bulk case, however there are some added
constraints due to the limited thickness of the film. To start with, a MIS capacitor can be
defined to be operating under thin-film constraints when the maximum space-charge
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region width, Wscrmax, is equal to or greater than the thickness of the semiconductor
Wscrmax

tSi . This leads to the case wherein the body of the capacitor is fully depleted

rather than partially depleted as is the case with thicker films or bulk substrates. Thicker
films that are PD with one gate could operate as FD devices with two or more gates;
however, the discussion of these multi-gate devices is not part of this work and is left out
of this document.
The thin-film MIS capacitor, like the bulk, operates through three regimes,
accumulation, depletion and inversion. The difference is primarily the points of onset of
the regimes of operation. However, unlike the bulk case, measurements can not be made
using the substrate as an electrode. Instead all connections must be made from the top
side as shown in Figure 21C. This leads to differences involving the lateral connections
to the body of the capacitor.
If the heavily doped contacts are of the same semiconductor type as the body of the
thin-film capacitor, measurement of capacitance in the accumulation regime and the SCR
regions is possible. However once the body reaches a state of FD, the area of the
capacitor changes. From accumulation just prior to being FD, the area of the capacitor, to
a very good approximation, is just the area of the gate electrode LW (or π(L/2)2 for a
circle). Once the thin-film capacitor is fully depleted the area changes to that of the crosssectional area of the heavily doped contacts, 2tSi W (or πLtSi for a circle) where typically

tSi 8 L,W. The area of the capacitor becomes very small and the capacitance drops
significantly. Figure 29 shows measured high frequency thin-film MIS capacitor
characteristics compared with a bulk MIS capacitor model considering a p-type film. In

accumulation and the early stages of the SCR formation the bulk model and the thin-film
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characteristic with p-type contacts (pCon) match well. However as the film approaches
full depletion, the capacitance of the thin-film capacitor continues to drop practically to
zero as the model predicts a maximum SCR width and the start of inversion.
1.1
1.0
0.9
0.8
C/Cox

0.7
0.6
0.5
0.4
0.3
pCon
nCon
HF/LF Bulk Model

0.2
0.1
0.0
-8

-6

-4

-2
0
2
Gate Bias (V)

4

6

8

Figure 29. Thin-film lateral capacitor measurements with a bulk MOS capacitor model. The pCon
characteristic is for a thin-film capacitor with p-type heavily doped contact regions and the nCon
characteristic is for n-type. Both the pCon and nCon characteristics were measured at high frequencies. In
inversion, the charge of the nCon characteristic can respond because of carrier spill-in from the contacts.
This differs from the bulk case where thermally generated inversion charge can not respond at high
frequencies.

Taking the same thin-film MIS capacitor with a p-type body and changing the heavily
doped contacts to n-type allows different regimes of operation to be measured once the
film is FD. This allows for the measurement of capacitance from onset of weak inversion
through strong. This is observed in Figure 29 and the nCon device. In comparison to the
bulk capacitor model, the onset of inversion is occurring at a lower bias and at a lower
capacitance. Again, the lower capacitance is due to the area initially starting out as the
cross-sectional area of the n-type contacts and not that of the gate. As VG is swept more
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positive the capacitance increases in moderate and strong inversion and agreement with
the bulk model low frequency case becomes better. Although the thin-film capacitor with
n-type contacts characteristics are taken at high frequency, the inversion charge still can
respond. This is due to carrier spill-in from the lateral n-type contacts and not thermally
generated inversion charge as is the case for the bulk capacitor.
A schematic that shows the operation of the thin-film capacitor with p- and n-type
contacts is illustrated in Figure 30. When VG of a capacitor with p-type contacts is
increased such that an inversion layer forms, the capacitance begins to increase slightly
again, shown in Figure 30 at point F. This is due to the formation of a diode-induced
depletion region. Minority carriers accumulate at the surface creating an inversion layer.
The edge of this layer interacts with the heavily doped contacts, forming a SCR. This
layer is in series with Cox and Cs and will only cause a small increase in the total
capacitance. The opposite occurs for the situation containing n-type contacts and an
accumulation of majority carriers at the surface. More on this effect is discussed later.
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Figure 30. Schematic showing the simplified operation of the thin-film lateral capacitor with p-type body
and p-type and n-type heavily doped contact regions. In region A, hole majority carriers are accumulated at
the surface. The device partially depleted of majority carriers in region B near the surface. The capacitor is
fully depleted in region C. At this point the contacts, whether n or p-type, are isolated from the body of the
capacitor. Minority electron carriers begin to accumulate at the surface in region D and continue to
accumulate through region E. Region F represents operation where the gate is overdriven such that carriers
of opposite type of the contact are accumulated at the top interface. Near the surface, band bending due the
formation of a pseudo pn junction occurs, form a lateral SCR.

The operation of the thin-film MIS capacitor can also be illustrated through the use of
band models in Figure 31. In strong accumulation or inversion, similar to a bulk case the
bands bend near the surface based on ψs generated through a field effect by VG. However,
because there is only a finite thickness to the semiconductor, the film can become fully
depleted at a particular applied VG. At this VG and beyond there is no quasi-neutral region.
The energy throughout the entire thickness of the film is altered, causing the bands not
only to bend, but to also shift about the Fermi energy, EF, as VG is increased. In inversion,
the p-type film has an energy profile equivalent to that of an n-type. This, coupled with a
source of carriers from an n-type contact, allows the capacitor to respond in inversion at
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high frequencies with the similar |∆C/∆VG | slope as in accumulation. In theory, the
magnitude of the slope for the effective n-type characteristics is slightly higher than the
magnitude for the p-type. This phenomena is explained in Section 4.5.
EC
Ei
EF
EV
0

tSi
Accumulation

0

tSi

0

Accumulation
side of FD

tSi
Inversion
side of FD

0

tSi
Strong Inversion

Figure 31. Band diagrams illustrating the operation of the thin-film MIS capacitor along the depth of the
semiconductor film. A p-type semiconductor is considered. For the thin-film case, not only do the bands
bend, but shift about EF. For moderate and strong inversion, the entire thickness of the film has an energy
equivalent to that of an n-type semiconductor. The depletion approximation is not assumed. The case
shown is for a 200 nm, p-type film doped at 1015 cm-3.

4.4 Previous modeling work of thin-film capacitors on SOI
There are many analytical models proposed to explain the operational behavior of the
MIS SOI capacitor. Most attempts use a completely one-dimensional approach such that
there are three semiconductor/insulator interfaces involved as shown in Figure 21B
without VB. This is more specifically a metal-oxide-semiconductor-oxide-semiconductor
(MOSOS) configuration. This leads to three possible SCRs that need to be accounted for.
In addition, the thin active film could be either partially or fully depleted. The basis for
model development of the MOSOS structure consists of the use of Gauss’s law at all
interfaces and to account for global equilibrium to account for the total potential
difference between VG and Vsub [64] [75]. Such models are conceptually simple, but
mathematically require the solution to a large system of simultaneous equations. Using
such a model to cover both the fully and partially depleted cases can lead to certain
inaccuracies.
61

Other models have just focused specifically on either the partially depleted or fully
depleted cases. For the partially depleted case, the SOI capacitor is treated much like a
bulk MIS capacitor. Since the BOX layer isolates the substrate, a lateral contact to the
active film, VB, is required as shown in Figure 21B. If the film is very thin or lightly
doped the substrate, Vsub, can be used to put the film in accumulation to prevent it from
fully depleting [67]. Many techniques for determining semiconductor quality on bulk
material using a MIS capacitor can be transferred to the PD lateral MIS, such as C-V and
capacitance-time (C-t) measurements [76] .
Considering only the fully depleted case for an SOI MIS capacitor, a simplified
model has been developed consisting of two capacitors in series shown in [66]. A front
gate capacitor, including the gate dielectric, the FD semiconductor film, and BOX layer,
is in series with a back capacitor consisting of the substrate semiconductor with a SCR. A
closed form solution is possible and is simplified by only considering the FD case.
For substrates, like SiOG, containing a thin semiconductor on a thick, insulating
substrate, there are some advantages and disadvantages to model development. There is
only one semiconductor layer with only two interfaces. This reduces the number of
possible simultaneous equations. However without a substrate to be used as a back gate,
it is difficult to control whether the film is partially or fully depleted. Thus the model
needs to be general enough to cover all cases from partial to full depletion.
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4.5 One dimensional modeling of thin-film capacitor - Ideal
As was discussed in the previous section, as long as L is longer than a certain
minimum, it can be assumed that the heavily doped regions do not have an impact on
capacitance. Thus a one-dimensional model can be derived from Poisson’s equation and
be used to characterize the thin-film lateral capacitor.
VB

VGs

VB

toxs

0
x
tSi

toxb

VGb
Figure 32. Schematic of the structure for model derivation. A p-type film with heavily doped p-type
contacts is considered. Control of the film is primarily due to VGs, if toxs << toxb and tSi << toxb are assumed.
The subscripts s and b denote the top surface or bottom surface of the semiconductor film.

A simple, one-dimensional, analytical model can be derived from Poisson’s equation
to explain the operation of the thin-film capacitor. For this derivation, the structure
presented in Figure 32 is considered with a uniformly doped p-type film with heavily
doped contacts of the same type. The film is on a thick, insulating substrate (e.g., glass)
and on the surface of the film there is a thin gate dielectric. The nature of the films is such
that (!). 8 (!): and (1 8 (!): are true. This allows the assumption that the top gate has

primary control of the film if VGs ;VGb . For a full, mathematical derivation of the thinfilm capacitor model, see appendix A. Using these conditions and assuming Boltzmann
distributions for the free carriers within the semiconductor, Poisson’s equation may be
written as a function of depth into the semiconductor as:
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(10)

where E#  F/G, H, is the potential at a given point in the silicon, and EI and E are
the quasi-Fermi potentials [77]. Applying Gauss’s law to the top surface and the bottom
surface of the semiconductor, the following boundary conditions are determined:

and

2 JHK  Loxs MVGs 2 VFBs 2 ψ N
s
J, . <Si toxs

(11)

2 JHK  L!): Mψ
J, : <Si toxb :

(12)

VFBb 2 VGb N

which relates the electric field, O  2dψ/dx , to the potential at both surfaces. The
subscripts s and b denote the top surface or bottom surface of the semiconductor film.
L!). , <oxb, and <Si are the dielectric permittivities of the top side oxide, bottom side oxide
and silicon semiconductor film. toxs and toxb are the thicknesses of the top side and
backside dielectrics. The potentials, P-. , P-: , PRS. , and PRS: are the top side applied gate
voltage, backside applied gate voltage, the surface flat-band voltage and the bottom flatband voltage. All voltages are assumed to be referenced to the quasi-Fermi level, @p ,
which is VB considering the structure in Figure 32 [77, 78].
Integrating (10) over potentials rather than space by using a change of variables and
applying the boundary conditions in (11) and (12), the following equation results
1
3
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3
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(13)

Equation (13) now represents the thin semiconductor in terms of all applied parameters
and the surface potentials at both interfaces. Since (!): X (!). and L!). ; L!): , (13) can
be further simplified to
1
3
5L!).
MPRS 2 P-.
3
L1 (!).

3

 2GAB /ψ. 2 ψ: 2 E#

ψ. N 6

>C 4ψU
= >D
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>C 4ψV
= >D $

ψV 4>?
W3 E# ψU 4>?
2 3 = >D 2 = >D $0
AB

(14)

Making this assumption makes the bottom electrode, VGb, completely insignificant. Thus
the structure in Figure 32 can be modified to only have two electrodes, VGs and VB. Both
H. and H: are unknown and cause (14) to be transcendental in nature. They can be solved
using iterative methods but multiple possibilities result with two unknowns [79]. This
makes a requirement of another relation to one of the surface potentials necessary. When
the film is fully depleted, the magnitude of the charge in the body can be approximated
by
Y:!Z[ \ 2]2GL1 AB ψ. 2 ψ: 

2GAB (1

(15)

When the film is partially depleted from the top side, it can be assumed that ψ: is the

same as the potential applied to the film, P: . Since ψ. is primarily controlled by P- , ψ:
can be solved for in (15) for the fully depleted case giving
ψ:R^

3
GAB (1
\ H. 2
2L1

(16)

Thus, using (16), the following function can be used to describe ψ: over all cases, both
partially and fully depleted similar to [80]:
3
GAB (1
ψ: \ max PS , H. 2
$
2L1
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(17)

Essentially, (17) states that when the film is partially depleted, H:  PS . Because of this
approximation, there is an abrupt transition from the partially depleted to fully depleted
case. Figure 33 is a graphical representation of (17).
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Figure 33. Plot of (17), ψs as a function ψb for 1015 cm-3, p-type silicon with tSi = 200 nm with VB = 0 V.
When the film becomes fully depleted, ψb > 0.

Now, using both (14) and (17), ψs can be solved for iteratively using the LevenbergMarquardt method [81] [82] [83]. Since the Levenberg-Marquardt method is based on
taking the derivative, the abrupt change in (17) can cause some issues with the iterative
process of solving for the two unknowns. Applying the maximum case of the Generalized
Mean theorem to (17), a function with a smooth transition can be realized [84].
ψ:  ln d=

ef

=

ψV 4

l
ghi #jk
3mjk n

(18)

Equation (18) is also known as the soft maximum function [85]. While (18) offers
improvement over (17) in convergence at the point where the film becomes fully depleted
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for an iterative solution, it too can cause errors if ψs becomes very large or very small.
While physically ψs will not exceed values outside the bandgap of the semiconductor
(20.56 r H. r 0.56 eV for silicon), during iteration the value could become very high
or very low causing convergence on an erroneous value. To improve the convergence of
iterative methods, (14) can be rearranged such that VGs is a function of ψs as shown:
P-. Mψ. N

 u2GAB
ψ.

>C 4ψU
>C 4ψV
ψU
ψV
3
W3 E
L1 (!).
>D 2 = >D $ 2  # = >D 2 = >D $0
/ψ
2
ψ
2
E
=
#
3
.
:
L!).
AB3

(19)

PRS.

Using both ψs and ψb in the boundary conditions (11) and (12), the electric field is
determined at both surfaces. The charge at the surface (space-charge) then can be found
from the electric field (v knowing that Qs  2<Si v. .
A comparison of the variation of the space-charge density with ψs, for bulk and thinfilm cases is indicated in Figure 34. Considering the bulk case, the space-charge from
depletion through weak inversion is continuously increasing as Wscr increases. However,
when the film becomes thin, full depletion is possible. Once the film is fully depleted, the
space charge no longer changes as ψs increases until moderate inversion is reached.
Between depletion and strong inversion, ψb is now increasing along with ψs. As the film
becomes thinner, the onset of both weak and strong inversion is shifted closer to H.  0
which corresponds to VFB. This earlier onset is due to the earlier onset of full depletion
which is a result of the lower total amount of charge, GAB (1 . Figure 35 shows how ψb
and ψs changes as a function of VGs. Notice as the film become thinner, the difference
between ψs and ψb is reduced.
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Now, knowing the resulting space-charge and surface potentials, the semiconductor
capacitance, Cs can be found by taking the derivative
Cs  2

dQs
dψs

(20)

The total capacitance is then just the series combination of Coxs and Cs yielding
CT 

Coxs Cs
Coxs Cs

(21)

Using (21), with (20) and ψs determined using iterative methods from (14), modeling of
the thin-film MIS capacitor is possible over all regimes of operation from accumulation,
depletion and through inversion. The model works for varying semiconductor thickness
and dopant concentration and takes into account dielectric thickness above and below the
semiconductor.
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Figure 34. Semiconductor space-charge as a function of top surface potential, ψs, for bulk and thin-films
where ψs and ψb were determined from (19). All cases assume a 1015 cm-3, p-type silicon film of varying tsi
on thick glass with toxs = 50 nm. VFB = 0 V in all cases. For the bulk case, the charge continually changes
with ψs from depletion through weak inversion. As the film becomes thinner the onset of weak and strong
inversion is shifted to a lower value of ψs. When the film becomes fully depleted, the space-charge no
longer changes with ψs until the onset of moderate inversion.
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Figure 35. Surface potential as a function of the applied gate voltage.
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A plot of the capacitance as a function of the top surface potential, ψs, is shown in
Figure 36. The capacitances, Cs and CT, are both normalized to their individual maxima
over the range of ψs for comparison purposes. Cs and CT were generated from (20) and
(21) using (14) for ψs. Silicon, p-type 1015 cm-3 and 200 nm thick, was assumed with a
SiO2 top gate dielectric, toxs = 50 nm, on a thick glass substrate (toxb → ∞). The film is
fully depleted when ψb > 0 and is indicated accordingly. Because of the approximation
used in (17), there is an abrupt drop in Cs when the film transitions from being partially
depleted to fully depleted. This transition is also apparent in CT due to Cs. When partially
depleted, Qs has a dependence on ψs only. When the film becomes fully depleted, Qs is
now dependent on ψs 2 ψb , as in (15). This increases the slope of both Cs and CT which is

a result of ψs 2 ψb r ψs . Thus, the overall magnitude of the slope of the C-V
characteristic from accumulation through depletion is slightly less than the magnitude
slope of the characteristic from weak to strong inversion. The differences in the slopes

can be observed in Figure 37. The transition from partial to full depletion with CT as a
function of the applied VGs is less pronounced due to the relationship of VGs to ψs.
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Figure 36. Semiconductor and total capacitance as a function of surface potential for p-type silicon,
1015 cm-3, tSi= 200 nm, and toxs= 50 nm. Both Cs and CT are normalized to their individual maximum for the
given range of ψs. A change in slope is observed starting at the depletion portion of the curve starting at
VFB= 0 V for Cs.
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Figure 37. Total capacitance as a function of applied gate voltage of a thin-film MIS capacitor for p-type
silicon, 1015 cm-3, tSi=200 nm, and toxs=50 nm using (14) and (21). A change in slope in depletion is
observed at VGs≈ -0.4 V. The model does not differentiate between p-type or n-type contacts.
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When the body becomes fully depleted, the area of the capacitor changes. In the
partially depleted case, the area of the capacitor is dominated by the area of the gate.
However, when fully depleted, the body of the capacitor is free of mobile carriers, per the
depletion approximation, and appears as a dielectric. The capacitor area is now
dominated by lateral contact cross-sectional area as is shown in Figure 25. Considering a
p-type semiconductor film with p-type contacts, the film will become fully depleted
shortly after VG exceeds VFB as shown in Figure 38. As VG is increased to inversion, the
capacitance begins to increase again as minority carriers begin to accumulate as
explained by (14). With p-type contacts, there is no ohmic connection to the inverted film
which now appears to be n-type. A space charge region will form between the heavily
doped p-type contact and the inverted n-type region of the film. This forms a capacitor,
CJ, in series with the fully depleted capacitance, CFD. The capacitance, CJ can be
represented as the capacitance of a step pn junction:
x 

L1 (1
x1yz

(22)

where WtSi represents the cross-sectional area and WJSCR is the space charge region
formed between the contact and inverted body region. WJSCR depends on the level of
inversion induced and is represented by:
WJSCR  {

1/2
2<Si
@bi -VA | .
qninv

(23)

The electron concentration on the n-side, induced by the gate is ninv. The built-in junction
potential, E:  F/Gln}AB W~ /W3  is also dependent on ninv. The total capacitance
is just the series combination of the CFD and CJ.
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R^ x
R^ x

(24)

As VG is continually increased, the space charge region width between the n and p
regions decreases, increasing the capacitance of CJ. This results in a gradual increase in
the total capacitance as VG is increased beyond strong inversion. The change in
capacitance from FD to strong inversion is represented by ∆C in Figure 38.

Onset of inv.

CT

VFB FD

∆C

VG
Figure 38. The change in capacitance once fully depleted and the gate is over driven for a MIS capacitor
with a p-type body and p-type contacts. The increase in capacitance arises from inversion, accumulation of
minority carriers. This creates a diode-like capacitor between the body and the p-type lateral contacts.

Now that a model has been developed for the case of a top side connected thin-film
lateral MIS capacitor, it can be fitted to the data presented in Figure 29. Application of
(14) to the data from Figure 29 shows a complete match as shown in Figure 39.
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Figure 39. SOI data with complete thin film lateral MIS capacitor model. The measured characteristics for
a thin-film capacitor with p-type heavily doped contact regions and n-type regions are shown. Both the
pCon and nCon characteristics were measured at 1 MHz.

4.6 Accounting for fixed interface charge
In the previous section, model development for the ideal case of the thin-film MIS
capacitor was discussed. In this section, consideration is given to fixed interface charge
at the top interface, Nfs, and fixed charge at the bottom interface, Nfb, per unit area (the
actual charge is Qfs =qNfs and Qfb =qNb . In fact in the previous section, top side fixed
charge was accounted for, but its effects were ignored. The effects now will be examined.
For the thin-film MIS capacitor model development in Section 4.5, the derivation
began by assuming the structure in Figure 32 with a top and bottom gate. The boundary
conditions (11) and (12) both make reference to the flat band voltages, VFBs and VFBb. The
effect due to interface fixed charge can be accounted for within VFB by subtracting it from
the metal-semiconductor workfunction difference, ΦMS, if the charge is positive.
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PRS.,:  Φ1 2

GA .,:
!)

(25)

However, the approximation made in (12) that (!): X (!). effectively removed any
effect of the backside gate and VFBb. Even without this approximation, the effect of VFBb
appears small considering a thick insulator, and is not accurate in describing the effects
due to Nfb in the semiconductor. When the gate and interface are in close proximity, Nfs,b
can be considered to be interacting with the charge on the gate rather than that in the
semiconductor, hence (25). However, when the gate is far from the semiconductor, or
even nonexistent, Nfb must interact with the charge in the silicon. This leads to a new
backside boundary condition in order to solve Poisson’s equation with backside fixed
charge considered. The top side boundary condition, where a gate does exist, remains the
same and is rewritten for convenience:
2 JHK  L!). MP-. 2 PRS. 2 ψ N .
.
J, . L1 (!).

(26)
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At the backside a new boundary condition for the electric field, considering Nfb, exists:

Plugging the boundary conditions (26) and (27) into equation (10) and integrating in a
similar manner as discussed previously results in
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Again, as with (14), both ψs and ψb are unknown in (28). A second equation is required.
Equation (17), with modification, can be used for the case considering backside fixed
interface charge. If the level Nfb is such that the SCR width due to the backside fixed
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charge, 1yz

:

8 (1 , an effective semiconductor thickness, teff, can replace tSi in (17).

WSCRfb can be calculated from (1) replacing ψs with ψb. But how is ψb influenced by Nfb?
In order to determine this relationship, Poisson’s equation must be solved considering
only Nfb and Nfs.
With only Nfs and Nfb at both interfaces, the boundary condition for the electric field
is quite simple:
2 JHK  GA .
J, .
L1

(29)

for the top interface and (27) can be used for the back interface. Using (27) and (29) as
boundary conditions, (10) can be integrating and rearranged, resulting in:
A:


>C 4ψU
L1 22GAB

ψ. 2 ψ: 2 E# d= >D 2 =
G
L1

>C 4ψ
V
>D n 2

ψV
W3 E# ψ>U
D 2 = >D $
=
AB3

GA . 3


L1

(30)

where both ψs and ψb are unknown. With only bottom side fixed charge present, Nfs = 0
and the last term under the radical goes away. A second equation can be developed, based
on (17), by switching ψs with ψb, which is now the charge controlling interface.
ψ. \ max PS , ψ: 2

3
GAB (1
$
2L1

(31)

Using (30) and (31), ψb and ψs due to Nfb can be determined by solving a simple system
of equations.
If a p-type, thin-film semiconductor is considered on an insulating substrate with Nfb
that is positive in nature, electron minority carriers, W:  W(1 , will accumulate towards
the interface with the fixed charge. At low levels of Nfb, the semiconductor will only be
depleted of majority hole carriers. However, as Nfb increases, nb will increase as well as
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the entire electron concentration, n(x), throughout the film thickness. However, this trend
will not continue indefinitely as Deybe-Hückel screening will come into effect [86, 87].
As nb continues to increase, the Debye length, defined as:
L1 E#
^  
2GW

(32)

will decrease as a function of the carrier concentration. If ^  (1 then the entire
thickness of the semiconductor is affected by Nfb. Conversely, as Nfb increases such that
nb causes ^ r (1 , the top surface of semiconductor is no longer affected by Nfb. Thus,
the approximation used for ψs in (31) needs to be corrected. When ^

(1 , ψs will no

longer change with Nfb and ψb and remain constant. Figure 40 shows nb and pb as a
function of Nfb and how LD changes, and Figure 41 shows the surface potentials as a
function of Nfb.
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Figure 40. Back interface carrier concentrations, nb and pb, due to positive fixed charge at the
semiconductor/insulator interface. A p-type 200 nm film, doped at 1015 cm-3 is considered. At low levels of
Nfb, LD is relatively constant. As depletion occurs, LD increases. As Nfb increases, minority carriers
accumulate at the back interface increasing nb and creating the case where LD < tSi.
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Figure 41. Surface potentials with backside fixed interface charge. As LD becomes less than tSi, ψs will no
longer be a function of ψb. Thus, ψs will remain constant with a further increase of Nfb.
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semiconductor/insulating substrate interface, which will be referred to as ψbf (ψsf for the
top surface), teff can be calculated. With 1yz : MH: N r (1 , the effective semiconductor

thickness is (

 (1 2 1yz :, which can replace tSi in (17).

If the semiconductor is thin and lightly doped, even a small Nfb will cause 1yz

:

(1 . In this case, the semiconductor film is fully depleted by Nfb. Physically, WSCRfb can
not be larger than tSi. Thus, to match Nfb, minority carriers will accumulate at the back
interface and invert the film from p-type to n-type. For this circumstance, (17) is no
longer valid. A new equation to replace (17) could be derived, however this proves to be
needlessly complex. Rearranging (28) so that:
P-. 

>C 4ψU
L1 (!). 2GAB

ψ. 2 ψ: 2 E# = >D 2 =
L!).
L1

ψ1

PRS.

>C 4ψ
V
>D $

2

ψV
W3 E# ψU
>D 2 = >D 
=
AB3

GA : 3


L1

(33)

it can be seen that there are two terms under the radical, one based on free carrier
concentrations and one based on Nfb. The depletion approximation is required to
formulate a second equation based either on ψs or ψb. Thus any inaccuracies in ψs or ψb,
especially between flat band and weak inversion, could cause the difference of the
exponential terms in (33) to generate a incorrect sign. This, in turn could result in a
negative number under the radical.
To circumvent the issues of (33), in all cases where 1yz

:

(1 the film can be

treated as n-type with A :  0. The carrier concentration can be approximated from ψbf
and ψsf which were determined just from the fixed charge. Using a weighted average of
n(ψbf) and n(ψsf) based on the Debye length gives a good estimate of an effective uniform
carrier concentration. Thus the signs on (14) and (17) can be adjusted for the case of an
79

n-type film and a C-V characteristic can be solved for accordingly. However, for the most
accurate profile, Poisson’s equation needs to be solved numerically throughout the film
thickness.
All of the above arguments can be used for the case of a starting uniformly doped
n-type film as well, taking care to adjust the sign convention of the boundary conditions.
As follows, a starting n-type film could appear p-type if Nfb is sufficiently large and
negative in nature.
4.7 Operation of the thin-film lateral MIS capacitor
Silicon thickness has a significant impact on the interpretation of the thin-film lateral
MIS capacitor. As discussed in Section 4.5, the method used to derive the surface
potentials removed semiconductor thickness from the limits of integration resulting in
(13). Instead, tSi appears in the secondary equation, (17), showing that ψb(ψs) has a linear
relationship with NA, but a square-root dependence on tSi. As the semiconductor becomes
thinner, the difference between ψs and ψb becomes smaller based on tSi2. Figure 42 shows
the calculated C-V characteristics of two thin-film MIS capacitors of different thickness
with a positive Nfb= 1011 cm-2 and all other parameters the same. In the thinner case, the
distinctive kink is not evident due to a near constant potential of ψs throughout the
thickness of the semiconductor.
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Figure 42. Variation in silicon thickness with NA= 1015 cm-3, toxs= 50 nm, ΦM = 4.53 eV and Nfb= 1011 cm-2,
positive in nature. As tSi becomes thinner, the impact that Nfb has increases. This reduces the visible
transition from ψb control to ψs control.

The magnitude and polarity of Qfb has a substantial impact on the thin-film lateral
MIS capacitor C-V characteristics. When considering the polarity of Qfb, assuming a
p-type semiconductor, this will either cause majority carriers (holes) to accumulate at the
back interface if negative, or minority carriers (electrons) if positive. Negative Qfb would
make the film appear more p-type while positive Qfb will make it appear less p-type
(thinner with (

r (1 ), or even n-type depending on NA, tSi and the magnitude of Qfb.

Figure 43 shows both the effects on the C-V characteristic curves of the magnitude and
polarity of Qfb on a thin semiconductor with tSi=200 nm and NA=1015 cm-3. A negative Qfb
is considered in Figure 43A while Figure 43B is of the positive case. The kink due to Qfb
appears on the p-contact curve for the negative case and on the n-contact curve for the
positive. The accumulation of majority holes carriers due to negative Qfb will increase the
VT for inversion to take place, however it will only minimally affect VFBs, the threshold
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for accumulation of majority carriers at the opposite surface due to VGs. The difference is
minimal because near VFB, ψs is small (zero at VFB) and the film is only partially depleted.
In this case ψ:  PS and the difference between ψs and ψb is small. With excess majority
carriers near the back interface, this increases the VGs required to fully depleted the film.
Approaching the fully depleted state, ψb transitions from being a function of VB to a
function of ψs, tSi, and the total majority carrier concentration caused by Qfb. Thus, NA in
(17) is replaced by the larger concentration of hole carriers, p. The magnitude of Qfb will
change p, which in turn affects the magnitude ψ. 2 ψ: and the extent of the kink
observable in the p-contact C-V characteristic curves.
The n-contact characteristics do not show a kink with negative Qfb, but do show a
lateral shift more positive with an increase in slope. Again, the positive shift is due to the
increase of holes at the back surface, increasing VT. The slope in weak inversion for all
cases is the same; however, approaching moderate and strong inversion, the slope begins
to increase with increasing negative Qfb. For the ideal case of Y

:

 0, n will increase

throughout the entire thickness of the film until strong inversion is reached. At this point,
n will primarily only increase at the surface. For the non-ideal case of negative Qfb at the
interface, this tends more to support holes rather than electrons. Thus, n near the bottom
interface will be lower when compared to the ideal case. This effectively can be thought
of as a thinner region in the semiconductor for electrons to accumulate. The magnitude of
ψ. 2 ψ: decreases and in turn increases the slope of the n-contact C-V characteristic
between weak and strong inversion.
In the case where Qfb is positive, a reversal of the C-V characteristics between the n
and p-contacts is observed. If Qfb is sufficiently small such that WSCRfb r tSi , the slope of
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the p-contact characteristic will increase because now teff r tSi as described earlier. When
Qfb is large enough such that teff

tSi , the silicon film is effectively n-type in nature. A

reversal of the arguments previously stated can be made describing both the n and pcontact C-V characteristics in Figure 43(B)
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Figure 43. Simulated thin-film lateral MIS C-V characteristics with NA=1015 cm-3, toxs=50 nm, ΦM=4.53 V,
tSi=200 nm. Nfb varies from 0 to 2×1011 cm-2. (A) represents characteristics with Qfb that is negative and (B)
is the case for positive Qfb.

With high densities of fixed interface charge at the bottom interface, this could cause
a thin film to appear p-type if the charge is negative or n-type if positive despite the
starting dopant concentration. Differentiating for the C-V characteristics whether an
effect is due to an increase in dopant concentration or an increase in fixed charge at the
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bottom interface can be complicated if prior knowledge is not available. At high fixed
charge densities, the distinctive kink becomes less obvious in the C-V characteristic.
4.8 Experimental operation and qualitative discussion of trap states
Sections 4.5, 4.6, and 4.7 discussed the theoretical operation in detail of the thin-film
lateral MIS capacitor. This section focuses on interface trap states and their effect on the
thin-film lateral capacitor C-V characteristics. For this discussion, it is assumed that if
trap states are present, they are either located at the top or bottom semiconductor
interfaces. As explained in Section 1.3, as single-crystal films become thin, electrical
properties become primarily dominated by the interfaces. Also, because most of this work
was done with SOI or SiOG, which are single-crystal film, bulk trap state densities are
considered low and thus their net effect is minimal when compared to the interfaces.
It is well documented for bulk MIS capacitors measured at low frequencies (quasistatic) that interface traps add to the overall capacitance and are treated in parallel with
the semiconductor capacitance. When the frequency is sufficiently high, such that the
period of the signal is less than the trap lifetime, the traps do not respond to the applied
AC signal and thus do not add to the overall capacitance. However, they do respond to
the DC applied gate voltage and can cause a stretched C-V characteristic if densities are
suitably high [23].
For the thin-film, lateral capacitor it becomes increasingly difficult to qualitatively
distinguish between the effects of interface fixed charge and interface trap states.
Depending on the level and polarity of Qfb, it may cause distortions of the C-V
characteristics, shown in Section 4.6. However, interface fixed charge and interface traps
cause distortions of the C-V characteristics for different reasons.
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As a recap of Section 4.7, top side interface fixed charge, Qfs, is part of VFBs. Thus its
effect will only cause lateral positive or negative shifts of the C-V characteristics
depending on the density. Bottom interface fixed charge, Qfb, can have distorting effects
on the C-V curve. When ψ:  PS , the impact of Qfb is minimal. However when film
approaches full depletion with Qfb present, significant distortion may result. This
distortion is due to the transitioning of ψb from being a function of VB to being a function
of ψs. The polarity of Qfb will determine the direction of the distortion. The polarity of the
contact will determine where the distinctive kink appears due to the accumulation of
source carriers from the heavily doped contact. If Qfb is large enough, at the point of full
depletion it could give rise to misinterpretation of the semiconductor thickness.
Essentially, distortion by Qfb is due to the transitioning of ψb dependence on the contact
to a dependence on ψs.
At high frequencies, interface traps cause distortion to the C-V characteristic based on
their carrier occupancy. Their state of occupancy is dependent on the Fermi level, EF,
which is modulated by VGs. It can be approximated that if a trap state, of a particular
energy, is below EF, it is occupied by an electron. If it is above EF, it is not occupied by
an electron, or empty. Acceptor-like trap states are negative in polarity when occupied by
an electron, neutral when not. Donor-like trap states are neutral when occupied by an
electron, positive in polarity when not. As a result, depending on the energy distribution
and density, donor-like trap states are more active in the lower part of the band gap and
acceptor-like trap states in the upper part. The energy-dependent nature of the traps
causes the distortion of the C-V characteristic.
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When VGs is sufficiently positive, this causes EF to be near to the conduction band and
all trap states to be filled. Donors-like states will be neutral and acceptor-like states will
be negative. At this condition, negative fixed interface charge and completely filled
acceptor-like interface states are indistinguishable. In the opposite case where VGs is
sufficiently negative, EF is near the valance band and all trap states are empty. Acceptorlike states are neutral and donor-like states are positive. Thus, positive fixed interface
charge and donor-like states are indistinguishable. For the conditions where interface
traps and fixed charge are indistinguishable, the effect traps have on the C-V
characteristics will be the same.
Figure 44 shows distorted p and n-contact thin-film C-V characteristics compared to
ideal. The curves are analyzed qualitatively going from a negative gate voltage to a
positive voltage. When VGs is highly negative, EF is near the valance band and all traps
are empty. As VGs approaches the transition from accumulation to depletion, the p-contact
curve shows a negative shift from ideal. This corresponds to distortion observed in the ncontact curve. It should be noted that this distortion in the n-contact curve is not because
of traps changing energy but due to the transition of ψb dependence on ψs and the contact.
These two characteristics suggest that there is a significant presence of positive charge at
the bottom interface. From partial depletion to the onset of full depletion, there is
significant stretching of the p-contact characteristics. As VGs becomes more positive, EF
is increasing, causing trap states to become filled. Since the stretch is in the positive
direction, acceptor states are being filled, most likely at the top interface. At the same
time, the n-contact characteristic curve is being shifted laterally more positive with
minimal distortion. The distortion of the n-contact curve is less than the p-contact curve
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in the region because it is connected to an ample source of electrons, quickly filling all
the traps, looking more like top interface fixed charge. Finally, at high positive VGs, the pcontact curve is fully depleted showing slight hysteresis. This hysteresis further supports
the presence of trap states. The n-contact curve appears right-shifted due to completely
filled acceptor-like trap states or negative, top interface fixed charge.
There are three dashed lines in Figure 44 associated with the ideal C-V characteristic
curve. The center line represents the position of VFB. At this point the concentration of
free carriers at the top, ps and ns, and at the bottom, pb and nb, are the same. The left
dashed line is when ps is 10 times higher in concentration than pb. The right dashed line
represents when ns is 10 times nb. At these points, ψb is fairly low and ψs will continue to
gradually increase to the band edge. Hence, ps and ns continue to increase with increasing
magnitude of VGs while pb and nb remain near constant. When VGs is highly negative on a
p-contact thin-film capacitor, most traps state will be empty at the surface, but partially
filled near the bottom. The n-contact capacitor will be more sensitive to the partially
filled states. The opposite is true when VGs is highly positive.

87

ps > 10 pb VFB
Non-ideal

ns > 10nb

Ideal

Capacitance

Shift due to pos.
top charge
Near parallel shift,
Neg. fixed charge or filling
acceptor states
(Top)

Stretching due to
acc. states filling
(Top)

Top interface
Sensitive

ψ b = VB

1.

2.

Bottom interface
pos. fixed charge
or empty donor
states

1. 2.

Acc. states
emptying
Acc. states
filling

Bottom Interface
Sensitive

ψ b ≠ VB

Gate Voltage
Figure 44. Schematic of distorted p-contact and n-contact thin-film MIS capacitor C-V characteristics
compared to ideal. Distinguishing between interface fixed charge and interface trap states is difficult. The
p-contacted capacitor is more prone to distortion of acceptor-like traps and the n-contacted capacitor donorlike. This curve is left-shifted due to a large Qfb but right-stretched due to acceptor-like states.

4.9 Example of thin-film MIS capactors on insulator substrates
Some examples are now shown as a function of frequency. In all cases, the MIS
capacitors fabrication process did not exceed 600 °C. A full description of the fabrication
process is in Section 2.5.
Figure 45 shows near-ideal C-V characteristics for a thin-film MIS capacitor
fabricated on layer-transferred (LXF) SOI measured at varying frequencies. Figure 45A
shows the C-V curves measured at 1 MHz and Figure 45B shows all curves measured
bewteen 1 kHz to 1 MHz. The degree of overlay of the C-V curves gives an indication of
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the density of trap states. The degree of spread for the n-contact curves is less than that
for the p-contact curves. This suggest a higher level of donor-like states than acceptorlike. Since the spread for the n-contact curves is almost non-existant, it can be assumed
that any change in these curves is due to fixed interface charge, which is frequency
independent, rather than interface traps. Based on this assumption, a model C-V curve for
the MIS capacitor was generated, with Qfs= 4×1010 cm-2 and Qfb= 8×1010 cm-2. The ncontact curves and the model agree well; however, the p-contact curves show some
disagreement. The p-contact curves are stretched in the negative direction, in comparison
to the model, suggesting the presence of donor-like states. This corrosponds to the spread
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Figure 45. Near-ideal thin-film lateral C-V characteristics on LXF SOI. At (A) 1 MHz only and (B) at
varying frequencies between 1 kHz through 1 MHz. The relatively small change in the curves with
frequency suggests low levels of interface trap states, particularly on the n-contact characteristics. A model
fit indicates Nfs is 4×1010 cm-2 and Nfb is 8×1010 cm-2. The distortion of the p-contact characteristics
suggests that the density of donor-like states is higher than acceptor-like. The parameters are: NA=
1015 cm-3, tSi= 205.2 nm, toxs=51.9 nm, ΦM= 4.53 V and an area of 2×105 µm2.

An example of a severely degraded thin-film MIS capacitor on SiOG is shown in
Figure 46. In Figure 46A, C-V characteristics curves, measured at 1 MHz are overlaid
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with the ideal model curves. A deviation is clearly seen with the p-contact curves shifted
by more than −2 V and the n-contact curve shifted by more than 1.5 V. Fixed interface
charge will cause lateral shift in the C-V curves, but only in one direction. To cause a
spread in the curves, interface traps must be present. This is further confirmed by varying
the frequency at which the measurement are taken. Figure 46B shows the envelope of the
characteristic C-V curves measured between 1 kHz and 1 MHz for both the n-contact and
p-contact capacitors. Figure 46C and D contain the p-contact and n-contact data,
respectively, presented in Figure 46B. The p-contact curves show a significant spread
with frequency due to donor-like trap states when the gate voltage is negative. However,
as the device becomes fully depleted no distortion is observed. From the n-contact
characteristics, when the gate voltage is positive, it is obvious that acceptor-like states are
present. However, because there little impact on the p-contact curve in this regime, it can
be assumed that the acceptor-like states are near the top interface and are in low
concentration at the bottom.
The converse is seen for the n-type curves when the gate voltage is positive. There is
a lateral shift with frequency, supporting the assumption of acceptor-like states at the top
interface. When the gate voltage is negative, a change in the minimum capacitance is
observed as a function of frequency. This suggests donor-like trap states at the back
interface. However, the p-contact devices suggests donor-like states at the top interface.
This could indicate donor-like states at both interfaces, or this could be interpreted as
donor-like states throughout the semiconductor thickness.
Because of the distribution of the trap states over space, the entire n-contact curve is
affected by both acceptor- and donor-like states. It is interesting in Figure 46D how the
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various frequency curves cluster as the gate voltage passes through depletion. This
voltage is the approximate transition from donor-like state dominance to acceptor-like
state dominance (roughly midgap). At low frequencies there is a significant change in the
capacitance suggesting a significant level of mid-gap states present.
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Figure 46. Thin-film lateral MIS C-V characteristics on SiOG. (A) shows the high frequency curves only at
1 MHz. With varying frequency, the characteristics change considerably as shown in (B); the envelope
between 1 kHz and 1 MHz is show for the n and p-contact capacitors overlaid. An idealized model, with
Qfs= 0 and Qfb= 0 is shown for reference. From strong accumulation to strong inversion, considerable levels
of both acceptor-like and donor-like interface traps states are present. The individual curves for p-contact
(C) and n-contact (D) capacitors are shown. The parameters for the capacitors are: NA=1015 cm-3, tSi=206.4
nm, toxs= 47 nm, ΦM=4.53 V and an area of 2×105 µm2.
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A thin-film capacitor where only acceptor-like traps operate is shown in Figure 47.
With a large negative gate voltage on the gate, both the n and p-contact curves show
minimal distortion and deviation from ideal operation. This is supported in Figure 47B
with little change as a function of frequency. However, as the gate voltage becomes more
positive, a deviation from ideal operation is observed. The p-contact thin-film capacitor is
never fully depleted as evidence of the higher capacitance. This capacitance changes with
frequency and is due to the presence of acceptor-like states at the bottom interface. These
states are present at the top interface as well due to the positive shift of the n-contact
curve. To allow for a closer match of the ideal model, Qfs=8×1010 cm-2 was assumed (a
negative shift of the ideal characteristics).
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Figure 47. Thin-film lateral MIS C-V characteristics on SiOG. (A) shows the high frequency curves only at
1 MHz. With varying frequency, the characteristics change considerably as shown in (B); the envelope
between 1 kHz and 1 MHz is show for the n and p-contact capacitors overlaid. An idealized model, with
Qfs= 8×1010 cm-2 and Qfb= 0 is shown for reference. The individual curves for p-contact (C) and n-contact
(D) capacitors are shown for reference. The parameters for the capacitors are: NA=1015 cm-3, tSi=205.4 nm,
toxs= 46.5 nm, ΦM= 4.53 and an area of 2×105 µm2.
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The extraction of a Dit parameter from the C-V characteristics is difficult for reasons
discussed in Section 4.10. To give some quantification of the density of trap states
present, The gate voltage of the maximum parallel conductance, VmaxGp, is plotted as a
function frequency in Figure 48. At high frequencies, the value of VmaxGp should be
approximately the same as VFB for the case of the p-contact capacitor. In Figure 48, A, B
and C represent the capacitors in Figure 45, Figure 46, and Figure 47, respectively. VFB
for an ideal device is indicated by the solid line. If the frequency is high enough, no traps
should respond to the AC signal. When the frequency is low enough, all traps should be
able to respond to the applied signal and add to the capacitance. If both these cases are
true, the difference in Vmaxgp can be used to determine the interface trap density around
mid-gap. These assumptions have not been verified and go beyond the scope of this study.
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Figure 48. Change in maximum parallel conductance voltage with frequency for three different capacitors.
The solid line represents VFB of an ideal device with tSi= 200nm, NA= 1015 cm-3 and toxs= 50 nm. The higher
the slope trend with frequency gives an indication of a higher density of total trap states present. A, B and
C represent the capacitors in Figure 45, Figure 46, and Figure 47, respectively.
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4.10 Difficulty in trap state density quantification
The quantification of the density of interface traps states is an intensive analysis
process, even for the case of bulk semiconductors. Model development for the
consideration of interface traps is beyond the scope of this study; however, a discussion
of key issues differentiating the thin-film case from the bulk is given.
The first and most obvious difference is that interface traps can exist at both a top and
a bottom interface. Interface traps at the top interface can interact directly with the
applied gate voltage. At high frequencies this leads to a stretching of the C-V
characteristic curve. Traps at the bottom interface, at low densities do not interact with
the C-V measurement until the film is fully depleted. However, if the density is high at
the back interface, they could have a significant impact, causing the film only to be
partially depleted throughout depletion to inversion. These bottom interface traps will
alter ψb and cause (17) to be invalid.
With high frequency methods for interface trap extraction the assumption is that the
interface traps only respond to the DC gate voltage and not the AC signal (refer to
Chapter 3 for some of these methods). This causes only a stretching of the C-V curve and
no change in capacitance. With an isolated thin film as the device becomes fully depleted
the area of the capacitor changes as discussed in Section 4.3. Interface traps at the bottom
interface will cause changes in ψb and thus change how the body will become fully
depleted. This in turn will not only induce stretching of the C-V curve but also cause
changes in capacitances as well. Thus, adaptations of the high frequency method for the
extraction of interface traps is required.
For methods requiring low-frequency measurements of capacitance or the parallel
conductance, issues may arise with the limitation of instrumentation. The nature of the
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thin-film MIS capacitor is that when it becomes fully depleted, the area of the capacitor is
reduced, thus the total capacitance is substantially reduced. This, coupled with lowering
the frequency, increases the overall impedance. This increases the amount of noise and
error for many measurement systems and may require recalibration during midmeasurement. This can make the extraction of interface states from techniques such as
the conductance method difficult because the peak from the I / can not be realized
[23]. For methods such as the combined high frequency-low frequency method [88], error
in the low frequency C-V characteristics can lead to an erroneous extraction of Dit.
Finally, the use of heavily doped contacts to make a connection to the body reduces
the trap response time, requiring higher frequencies to eliminate the response of the traps.
In some cases frequencies higher than 1 MHz might be required, which is the upper limit
of most measurement systems. Also as the frequency is further increased, issues with
series resistance become more significant. This loss will dominate and no information
about the interface will be gained. Also, the inductance introduced by the probe cables
starts to become significant. It will alter the perceived admittance of the devices and
cause error in parallel conductance and capacitance measurements.
All of the above concerns can be dealt with and adjustments can be made to the
models. When such adjustments are made, an accurate value for the extracted Dit is then
possible. Quantifying interface traps requires complicated functions of ψs and ψb, which
translate to much more difficult solutions. It is possible to go forward knowing trap state
energy distributions; however, it may not be realistic to extract unique trap distributions
for both the top and bottom interfaces from measurements by analytical means.
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4.11 Summary
In this chapter a discussion of the thin-film MIS capacitor on thick insulators was
given. The structural differences of this capacitor compared to those on bulk and SOI
show that an alternate C-V model was required. New boundary conditions that are
representative of the thin-film MIS capacitor were applied to Poisson’s equation and a
new expression for the C-V characteristic curve was derived. A comparison to measured
data helped to validate the model. An analysis of fixed charge at the top and bottom
interfaces showed that their impact on the C-V characteristics curves can be substantially
different in bulk or SOI due to particularly fixed charge at the bottom interface.
Adaptations to the derived model were made to account for the interface fixed charge.
Finally, a qualitative discussion of interface traps states was given. Impact of
interfacial trap states was demonstrated through variable frequency measurements, and
discussion of the issues regarding quantifying Dit were presented.
In the next chapter, the theory of the thin-film MIS capacitor is applied to a thin-film
gated-diode structure on an insulating substrate.
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Chapter 5
THIN-FILM, FULLY DEPLETED GATED-DIODE
5.1 Introduction
The gate-controlled diode or gated-diode is a pn-junction with a MIS gate. It was first
described in the mid 1960’s on bulk silicon and was used to study the surface effects of
semiconductor pn-junctions and surface effects caused by the interface with a dielectric
[89]. In the case of bulk semiconductors, the gated-diode consists of a vertical pnjunction. The lateral portion of that junction is covered with dielectric and a gate is placed
over that dielectric as shown in Figure 49A. The gate overlies the emitter and the base of
the pn-junction diode and can modulate the surface potential through a field effect.
Typically the base of the diode is of lower dopant concentration than the emitter. Thus, in
addition to the space-charge regions formed by the pn-junction, a SCR can be induced
under the gate through a field effect. The gate can increase the total SCR volume that the
diode interacts with. Within the space-charge region, recombination-generation (R-G)
currents are observed due to the reduction of free carriers by the gate field effect. By
modulating the volume of the SCR, R-G can be studied at the surface and in the bulk of
the semiconductor.
In this chapter, the bulk and thin-film versions of the gated diode are reviewed. The
understanding gained is then applied to materials like SiOG so that the surfaces and
volume of the film can be characterized independently of each other.
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Figure 49. Schematic of the gated-diode considering the (A) bulk, (B) SOI, and (C) SiOG cases. The
dashed outlined region represents the SCR for a particular diode bias (VA) and VG. The SOI gated-diode
consist of two gates, where one is the substrate. The SiOG gated diode is only able to utilize a single gate.

5.2 Bulk gated-diode: structure
The bulk gated-diode consists of a simple pn-junction and a gate adjacent to the
emitter. The thickness of the emitter, tE, and the thickness of the base, tB, are such that
tE 8 tB . The thickness of pn-juction SCR, WSCRM, is such that WSCRM 8 tB , which is the
case for a long base diode. The effective region of gate control in the field is represented
by L in Figure 50. However if L is large compared to WSCRM and the amount of gate
overlap of the emitter, it can be approximated as the mask-defined gate length. The fieldinduced SCR, WSCRF, depicts the depth of gate control. It reaches a maximum when the
surface potential induced by the gate reaches 2@F . The thickness of WSCRM is determined

by the applied bias across the pn-junction and whether the diode is forward or reverse
biased.
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Figure 50. Schematic of the bulk gated diode showing various geometrical attributes.

Within the SCR of the gated-diode, all R-G events can be explained through
Shockley-Hall-Read (SHR) theory. Modulating the SCR volume changes the total R-G
current. A more detailed discussion of R-G current through the application of SHR theory
is provided in later sections.
5.3 Bulk gated-diode: reverse bias operation
Consideration is given to a gated-diode with a heavily doped n-type emitter and a
moderately doped p-type base, similar to the one pictured in Figure 50. When a gate
voltage, VG, less than VFB is applied, the base of the diode near the surface is in
accumulation. The SCR of the diode near the surface is small compared to under the
emitter. The n-type emitter is virtually unaffected by the gate because it is so heavily
doped. If the diode is reversed bias with a voltage VR, the observed current for P- r PRS
is just the leakage current of the metallurgical junction due to the generation of electron-
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hole pairs (EHP). As VG is swept more positive such that P-  PRS the surface of the ptype base becomes depleted and the formation of a SCR due to the electric field occurs
along with the introduction of a second leakage current component. The gate-induced
SCR effectively increases the junction area and an increase in the leakage current is
observed. Thus there is a metallurgical leakage current component (IM) and a fieldinduced junction leakage component (IF). As VG is increased more positive, IF will
increase. IM is the thermal generation leakage present in pn-junctions and is given by:
 

GW


2 1yz 

(34)

where τ is the lifetime and WSCRM is the width of the SCR due to the pn-junction and
applied bias. AM is the area of the pn-junction. The field-induced current component is
similar to the thermal generation as shown,
R 

GW

 .
2 1yzR R

(35)

However, the SCR width, WSCRF, and the area, AF, are those induced by the gate field
effect.
Along with the introduction of IF, another current also arises; that is the current due to
the surface trap states, Is:
. 

GW R
.
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(36)

This current component is dependent on the surface recombination velocity, s, which is
proportional to the density of surface states, Nss. The current reaches a maximum when
the field-induced WSCR is maximum. The total reverse current is z  

R

1 . As VG

is increased further, the surface of the p-type base will become inverted. At this point, ns,
is much higher than the intrinsic carrier concentration and s decreases dramatically. This
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results in only the current components IM and IF. Figure 51 shows a typical gated diode
current characteristic. A full explanation of the bulk gated diode is presented in [89].

Accumulation

Depletion

Inversion

Reverse Diode Current, IR

WSCRmax

Is

IF
IM

Gate Voltage, VG
Figure 51. Schematic of a bulk gated-diode current characteristic. It consist of three current components,
IM, the normal thermal leakage associated with pn-junction due to diffusion and drift minority of curries, IF,
the gate-field-induced thermal leakage due to the increased junction area, and Is, the generation current due
to interface states at the surface.

Bulk gated-diodes have been used in various applications for characterization of
surface effects. Their use in studying surface effects due to the interface with a variety of
dielectric materials is common [90]. As CMOS technology progressed to the use of twinwell technology, the gated-diode inherent in MOSFET structures was used to help further
characterize sub-micron transistors. The well is used as the base contact to the diode with
the source or drain acting as the emitter. Using the device in this fashion allows for
determination of well doping, carrier lifetime and surface recombination center densities.
Such properties can be easily studied as function of a variety of process parameters such
as threshold adjust implants [91] [92]. It has been implemented in materials systems such
as HgCdTe to study dark current in photodiode detectors [93]. It has been used in vertical
trench applications to study the surface properties of sidewalls in power MOSFETs [94].
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Gated-diodes have also have been used on sidewalls to study selective epitaxial growth of
silicon and the resulting interface with SiO2 [95].
5.4 Bulk gated-diode: forward bias
When the diode is reverse biased, carrier injection is suppressed. Thus the current
observed when the SCR is modulated is due to generation. When the diode is forward
biased, carriers are injected into the SCR. The change in the current observed when the
SCR volume is modulated is due to recombination.
Interpretation of the forward-biased gated diode is not as straightforward as the
reverse biased case. When forward-biased (PB  0), two currents exist: IRG, due to R-G
processes and Idiff due to the injection of carriers into the SCR. When only slightly
forward biased IRG  Idiff . As the gate accumulates majority carriers, WSCRM around the
emitter edge gets smaller; this increases the Idiff current component. As the surface
becomes depleted, Is becomes evident and reaches a maximum when WSCRF is maximum.
Once the surface becomes inverted, Is becomes suppressed and there is only IM and IF. In
this case, the current in inversion is less than the current in accumulation. This is due to
the larger SCR around the entire emitter significantly reducing the Idiff component of
current. The current characteristic is illustrated in Figure 52.
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Inversion

WSCRmax

Forward Diode Current, IFwd

Accumulation

Gate Voltage, VG
Figure 52. Schematic of the bulk gated-diode current characteristic for the forward bias case. When in
accumulation, there is an increase in Idiff current component. When the surface is depleted, the Is current
component dominates. In inversion, there is no Is. However, because of WSCRF, Idiff is now smaller.

Due to ambiguities of the current components Idiff and Is, particularly in accumulation,
separation of all currents requires extensive analysis. Thus, when working with bulk
semiconductors, operating the gated-diode with a reverse bias is preferred.
5.5 Thin-film gated-diode structure and R-G origin
Rather than undertaking specific cases of the fully depleted thin-film gated-diode,
some general differences are discussed about the devices in comparison to the bulk
regime. The major difference between the two varieties is that the thin-film device
involves two interfaces rather than just one shown in Figure 49. This introduces an
additional current component due to surface R-G at the bottom interface [96].
Before proceeding further, a note on nomenclature is given for clarity. When
considering the MISFET, the portion of the semiconductor under the gate is typically
called the body of the device. For a gated-diode this region can also act as the base of the
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diode when in accumulation. When inverted, this region becomes part of the emitter.
Thus, for the gated-diode, this region will also be referred to as the body.
The thin-film gated-diode total body SCR volume is comprised of the portion induced
by the gate and that as a result of the pn-junction shown in Figure 53. Because of the
built-in electric field of the pn-junction, WSCRM is impacted little by the gate. The n+
emitter is highly doped and the body of the diode is relatively lightly doped by
comparison. The pn-junction SCR resides almost entirely on the p-side. A step junction
will result if no dopant diffusion occurs during the fabrication of the device. This is a
valid assumption for devices fabricated at temperatures <600 °C [13]. Thus the portion of
the body controlled by the pn-junction is LDC \ WSCRM . From this, the region controlled
by the gate is defined as -y   2 ^y . The total SCR volume as function of VG and VA
is approximated by
P1yz  -y 1yz 

If L is large LGC X LDC and hence LGC \ L.

^y (1  .

(37)

VG

VA

Metallurgical
Junction

WSCR
tSi
WSCRM

LGC

LDC
L

Figure 53. Schematic of a thin-film gated diode depicting regions of control of the SCR by the gate and that
induced by the pn-junction. The device width is taken as W. For large values of L, LGC ≈ L.
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There are three components of R-G current, IRG, in the thin-film gated diode: current
due to the top surface, Is, current due to the bottom surface, Ib, and current due to the
volume of the film, Ivol. The total R-G current is
z-  .

:

~!

(38)

and each component has a functional dependence on VG (VGs and VGb for a double gate
configuration).
R-G current in the thin-film, fully depleted gated-diode can be explained through
Shockley-Hall-Read (SHR) theory [46], [73], [97]. The net recombination-generation rate
is:
  2 .

(39)

For simplification, the capture cross-section for electrons, σn, and for holes, σp, is
assumed to be the same and hence their lifetimes, τn and τp, are also the same. In the
volume of the film, traps states typically reside at discrete energy levels. At an interface,
the traps reside in an energy distribution, typically increasing in density approaching the
band edges. Considering all the possible trap levels is difficult and is best done through
numerical modeling. Only one trap energy level is assumed, which resides at the intrinsic
energy level of the semiconductor where ET  Ei . Because Ei is approximately the same
as the midgap energy level of the semiconductor (e.g., silicon), this is the level where the
highest probability of an R-G event will occur. Using these simplifications the net
recombination rate in the volume of the film can be described as:
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~! 
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(40)

where τvol is the effective volume lifetime of the thin semiconductor, similar to a bulk
case. Equilibrium conditions are assumed and a full derivation is presented in appendix B.
U is significant when n and p are comparable to ni.
For the gated-diode, a bias is applied across the pn-junction, causing the device to be
out of equilibrium and introducing quasi-Fermi levels, EFn and EFp. In this case
W 

Accounting for this, (40) is rewritten

W3 =

? 4C
>D
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(41)
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(42)

including VA  EFp 2 EFn /q to account for the diode bias. From (42) it is evident that
U is dependent on n, p and VA. n and p are modulated by ψs (and ψb for the double gate
configuration) which is controlled by VG . The values are determined using (19). Using
the depletion approximation the total current due to the volume of the film is
~!  G1yz  .

(43)

For lightly doped (NA <1016 cm-3) thin films, the body of the gated-diode will transition
from flat band to being fully depleted over a narrow range of ψs. Equation (43) can be
approximated by replacing WSCR with tSi. The currents at the interfaces due to R-G are
determined based on a surface recombination velocity, ss and sb.

and

.  G. 

(44)

:  G: 

(45)

where Us and Ub are based on the net surface recombination-generation rate:
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Using (43),(44), and (45) in (38) the total current due to R-G can be determined.
A diagram of the general IRG characteristic in Figure 54 shows the dependence on VG
for the reverse and forward bias conditions [98]. The current characteristics in Figure 54
are similar in nature to the bulk devices but require a modified interpretation.
Reverse Bias
Depl.

Inv.

Is Reduction

Slope
∆Ivol
Ib & Ivol

Acc.

Forward Diode Current, IFwd

Reverse Diode Current, IR

Acc.

Forward Bias

Gate Voltage, VG

Depl.

Inv.

Is Reduction

Slope
∆Ivol
Ib & Ivol

Gate Voltage, VG

Figure 54. Schematic of thin-film gated-diode R-G current characteristics for a lightly doped
semiconductor which can be fully depleted. With a reverse bias applied across the diode, the stretching of
the energy bands results in rectangular characteristic. With the application of a small forward bias, IRG is
larger than Idiff resulting in a current peak [99]. Abnormalities in the peak are due to the interfaces. The
above represents a hypothetical case where ss > sb.

It should be noted that the rectangular shape of the reverse-bias current characteristics
varies slightly from the bulk to the thin-film case. In the thin film case Figure 54 shows
that the current in accumulation and inversion is virtually the same. For the bulk gated
diode, the current when the device is in inversion will be higher than that in accumulation,
illustrated in Figure 55. In the bulk case, with increasing VR, WSCRM will also increase,
increasing the overall R-G current. However, with the thin-film gated-diode, the WSCR
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and WSCRM overlap and there is no change in the total SCR volume and thus the current
stays the same with VR.

Accumulation

Depletion

Inversion

Reverse Diode Current, IR

WSCRmax

Gate Voltage, VG
Figure 55. Schematic of a bulk gated-diode characteristic with change of area and diffusion current.

The nature of the thin-film gated-diode alludes to the discussion of whether it
operates as a long-base or short-base diode. Figure 56 shows the ratio of the ideal current
density (diffusion current) to that of the theoretical recombination current for the longand short-base case. Figure 56A considers the case for the long-base diode and Figure
56B the short-base. The p+ contact and the n+ emitter regions of the diode and gateddiodes that are part of this study have lengths of 8 µm, allowing for the possibility of a
current characteristic consistent with a short-base diode. For a ratio less than Jdiff/JRG <
0.5, recombination current is the dominant component of the total current.
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Figure 56. Ideal diode diffusion current over ideal recombination current ratio for (A) long base (B) short
base. The long base assumes τ= 0.1 µs and the short base τ= 1 µs with emitter and base regions lengths of
8 µm. When Jdiff/JRG < 0.5, R-G current is more significant than diffusion current. Note the different y-axis
scales.

The configuration of the thin-film fully depleted gated-diode is such that SCR length
is determined by the gate length rather than the built-in potential of the pn-junction.
Varying the gate length changes the total volume of the SCR and affects where injected
carriers from the quasi-neutral regions recombine. For the long-base case, assuming a τ=
0.1 µs, the characteristic length is approximately 6.5 µm, shorter than the contacts. For a
body length of 1 µm, diffusion becomes significant at VA= 0.4 V. Increasing the length to
8 µm shifts the voltage to about VA= 0.6 V. With τ= 1 µs for the short-base case, the
impact of the diffusion current is pushed to VA> 0.7 V.
The gated-diodes for this work exhibit a detectable recombination current component
up to about VA= 0.5 V for L= 8 µm. This is slightly less than the ideal case for a long-base
diode suggesting that the carrier lifetime of the film may be enough to deviate from such
a condition. Thus the operation of the gated-diodes as part of this study demonstrate
diode current characteristics that are between long-base and short-base conditions. In
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general, comparing the bulk gated-diode, the ratio of diffusion current to recombination
current in the thin-film gated-diode is reduced due to smaller junction area in relation to
the gate area. However, for the most accurate interpretation of the recombination current,
analysis is carried out at VA= 0.1 V.
5.6 Junction quality
Much of the experimental work for the gated-diode in this study was performed on
diodes formed at 600 °C. An understanding of the pn-junction quality is required so that
misinterpretation of film quality does not ensue. The I-V characteristics for regular, pnjunction diodes at various base lengths are shown in Figure 57A. As the length of the
base increases, the maximum current at VA= 1 V decreases. This is due to series
resistance which increases by a factor of

¢

£#jk

. Figure 57B shows the ideality factors for

diffusion and R-G dominated current. For diffusion ndiff= 1 and for nRG a value of 1.8 was
taken, as it was more apparent than 2. The lengths of the voltage ranges over which ndiff
and nRG exist are plotted. As the base length increases, the diffusion region increases and
the R-G regions decrease.
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Figure 57. Regular thin-film diodes with varying base length, L. In the diode I-V characteristics (A) as L
increases, the series increase causes a drop in the current at 1 V. Also with varying L the range over VA (B)
for which diffusion current and R-G current operation change. The diode parameters NA=1015 cm-3,
tSi=190.5, W= 15 µm. The emitter was heavily doped with ND > 1019 cm-3.

In Section 2.4, a discussion describing the low temperature CMOS fabrication
process highlighted possible concerns with fabricating junctions related to residual
implant damage and dopant activation. To give an indication of the quality of the
junctions that were formed, regular thin-film, lateral pn-junctions were fabricated
alongside the gated-diodes.

These diodes did not have a gate electrode, but were

passivated with the same SiO2 dielectric. To measure the integrity of the pn-junction, a
reverse current was applied and logarithmically increased either until avalanche
breakdown was observed, or the current reached 1 µA. Figure 58A shows the reverse-bias
breakdown current characteristics for varying base lengths. The base dopant
concentration level was that of the starting substrate: p-type, NA= 1015 cm-3. A
phosphorus doped n+ region was implanted resulting in a dopant concentration of ND=
3.5×1019 cm-3. A p+ contact was implanted with a concentration of 5.7×1019 cm-3. The
reverse-bias breakdown voltage versus base length is plotted in Figure 58B. With no base
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region, the p+ and n+ regions exhibit a breakdown of <1 V. With 2 µm base regions the
breakdown voltage is 38 V and is 72 V at 4 µm. For L ≥ 6 µm the breakdown voltage
exceeded the compliance of the measurement instrument of 100 V. The diodes show
high breakdown voltages, indicating well-formed junctions. At −2 V bias, the measured
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Figure 58. Reverse bias breakdown voltages for regular lateral diodes to look at junction integrity. The
breakdown characteristics in (A). The extracted breakdown voltage (B) increases with L and greater is than
100 V for L= 6 µm. The trend line gives an idea of the breakdown voltage for the longer devices. The
diodes contain a base doping of NA=1015 cm-3, an heavily doped emitter, tSi= 200 nm and W= 15 µm.

The addition of a gate over the pn-junction can reduce the junction breakdown
voltage via a lateral field effect [100]. However, the biasing schemes in this study along
with the quality of the pn-junctions were such that this was not an area of concern.
Continuing the discussion of the thin-film gated diode, the following sections discuss
specific cases of the gated-diode on SOI and SiOG, illustrating the similarities of the
device operation.
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5.7 SOI gated-diode: early work
The gated-diode on SOI picture in Figure 49B first appeared in literature in the early
1980’s [101, 102]. It was dubbed the Lateral Unidirectional Bipolar-Type Insulated-Gate
Transistor (LUBISTOR). It made use of a thin silicon layer that was such that LD induced
by the gate was (1 r ^ . Operation of the device was shown and physics of its operation
speculated [103], but was not thoroughly evaluated until much later. It has been used in
neural circuit elements [104] but has been more widely sought after as an element for
electrostatic discharge (ESD) protection for SOI-based integrated circuits [105], [106].
More recently, the gated-diode structure on SOI materials has been used as a tool for
in-depth analysis and characterization of SOI and other similar materials that could make
use of two gates, one being the substrate. Extensive use has been made of the structure to
study the active silicon/BOX interface [107]. Also it has been used extensively to study
degradation due to hot carrier stress [98], [108], [109] and Fowler-Nordheim tunneling
[110], [111]. Recent reports have shown the use of the gated-diode to characterize the
quantum effects in ultra-thin body SOI devices [112].
In the following two sections the use of the gated-diode on SOI in the forward and
reverse bias cases is described. Much of the work for these two cases is based on work in
[113] and [114].
5.8 SOI gated-diode: forward bias
A lateral gated-diode fabricated in the active layer of an SOI film can be used to study
surface and volume R-G current properties of the film [113]. By controlling the applied
voltages on the top gate and the bottom gate, the substrate in this case, the top and bottom
surface R-G properties can be studied independently of each other [115].
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In order to use the gated-diode in the forward-bias case (VA > 0) to study the R-G
properties of the film, the voltage applied across the diode must be small in order to
insure low-level injection of carriers. This allows the recombination current to dominate
over diffusion current. Also under these conditions, the potential laterally along the SCR
of the device can be approximated to be constant.
To simplify the model for recombination current in the gated-diode on SOI, all
recombination events are assumed to occur through mid-gap energy trap states uniformly
distributed throughout the body of the device. Equal capture cross-sections and electron
and hole recombination lifetimes, τn and τp, are also assumed. Applying these
approximations and assumptions to Shockley-Hall-Read theory (SHR) the volume
component of the recombination rate is that presented in (40).The carrier recombination
lifetime is ¤~!  2  2I . The surface components of recombination are found by
¥

¥

using ψs or ψb in (46), where ss,b is the surface recombination velocity, .,:  3   3 I .
The maximum recombination rate in the volume of the film, Uvolmax, can be found by
taking the derivative of (42) which yields [116]:
~!¦§)

gei
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(47)

The same method applied to (46) yields a maximum at the surface of:
gei

.,:  .,: W = 3¨ .

(48)

To simplify the analysis of the gated-diode characteristics, the current can be
normalized such that specific values for τvol and ss,b are not required and relative
comparisons can be made. In order to use (42) and (46), ψ(x) must be known. The
potential through the thickness of the film can vary greatly due to independent VGs and
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VGb and in order to determine ψ(x), Poisson’s equation must be solved in a similar
manner to that described in Section 4.5.
Analysis of the forward-biased gated-diode on SOI is very involved but can be done
systematically as described in [113] by isolating effects at the top surface, in the volume
of the film, and at the back surface. Recombination current at the top is negligible when
the surface is either in strong accumulation or inversion. The maximum top surface
component of recombination current occurs when the surface is completely depleted of
carriers. The position of the current peak will shift laterally depending on VGb due to
interface coupling effects [117]. A maximum lateral left or right shift of the peak occurs
when VGb is such that the back surface is either strongly accumulated or inverted and
screens any further shift due to the bottom gate.

Forward Current

VGb in depletion
VGb in inversion

Iplat

Ipeak

acc.

inv.
Top Gate Voltage, VGs

Figure 59. Schematic of the forward bias characteristics for the SOI gated-diode with two gates. When the
bottom gate is biased such that the bottom surface is in depletion, a current peak results. When the bottom
gate puts the bottom of the film in inversion (or accumulation) the current will saturate when the top gate is
in accumulation (or inversion) [118]. The current due to the volume of the film is represent by Iplat. The
shoulder is current due to the volume and the top surface.

The film volume component of recombination current produces similar characteristics
to that of the top surface. This similarity occurs if there is a nearly flat potential profile
through the thickness of the film and thus flat carrier concentration profile. When the
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front surface is in either strong accumulation or inversion, the volume recombination
current will reach a plateau as a function of the VGs. The plateau will occur on the
positive side of VGs if VGb induces accumulation at the bottom interface. The plateau will
be found on the negative side of VGs if the back surface is inverted as in Figure 59. The
height of the plateau will vary slightly with VGb and saturate once the bottom surface is
either strongly accumulated or inverted.
Like the top surface, the bottom surface component shows a maximum current peak
when it is depleted. However, like the volume component, the bottom surface will
produce a plateau or a shoulder when the top surface is accumulated or inverted.
However, this occurs for a very narrow range of VGb, when the bottom surface is depleted.
Having this understanding of the general role of all the recombination current
components and the VGs and VGb, required recombination parameters can be extracted. If
the film is thin and lightly doped, the double gate-regime [119] can be realized. With
properly applied VGs and VGb, a constant or near constant ψ(x) is possible through the
thickness of the film (i.e., VGs can control the entire body of the device). In this regime of
operation both surfaces and the volume of the film reach their maximum recombination
current together and are suppressed together. Thus the maximum current peak is the sum
of all the components contributing to it. From this an effective recombination lifetime
may be calculated from:
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Keeping one of the interfaces in strong inversion or accumulation and sweeping the
opposite gate eliminates one of the current components. Thus only two components
contribute to the gated-diode current characteristic: volume and top, or volume and
bottom, depending on the gate biasing arrangement. In these cases, the plateau current
observed can be used to evaluate the volume recombination lifetime. In the plateau
current range, one interface is strongly accumulated and the other is strongly inverted.
This creates a nearly linear potential gradient through the thickness of the film and the
volume recombination current can be shown to be [113]:
¤~!  G¦§) (  .

(51)

In this case, teff is the portion of the film in the vicinity of the maximum recombination
rate that changes by 3F/G [113]. Thus (
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, where E0 is the electric field in the

depleted part of the film. E0 may estimated assuming that one interface is pinned at
2ER 2 PB and the other at 0 V reference assuming the field is nearly constant. This yields
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accumulated interface and a strongly inverted interface. This is found to be roughly
3

1yz \ ¯ (1 and only slightly varies with film doping and thickness [113]. This allows
the plateau current to be calculated as:
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Once τrvol is known, ss and sb can be determined using (48), changing the role of the gates
in each case.
5.9 SOI gated-diode: reverse bias
A lateral gated-diode fabricated in the active layer of an SOI substrate is considered
with a reverse bias, VR, (VR =VA r 0) applied across the diode. The reverse bias impedes
current flow of the diode by suppressing the diffusion current component due to an
increased barrier height from increased stretching of the energy bands. Thus, under the
reverse-bias condition, a negative current is observed due to the generation of carriers in
the SCR. Those carriers then drift as a result of the applied electric field across the diode.
In the volume of the film, the carriers have a generation lifetime, τg, and at the top and
bottom interfaces surface generation velocities sgs and sgb [114].
Similar to the forward-bias case of the SOI gated-diode, in the body of the device, the
total volume of the SCR region is a result of the SCR contributed by the pn-junction and
the field effect induced by the gates. As the magnitude of VR is increased, the diode SCR
width increases and controls a larger part of the total SCR volume. Similar assumptions
applied to the reverse-bias gated-diode; uniform doping in the body, uniform trap states
throughout the semiconductor, and constant potential in the lateral direction. The traps
are assumed to all be at a single energy level at mid-gap with equal hole and electron
capture cross-sections. The potential through the thickness of the film will vary with
applied VGs and VGb and can only be computed by solving Poisson’s equation numerically.
Applying the above assumptions with SHR statistics, the normalized generation rate in
the film volume is:
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where gmax  ni /2τg . Similarly, at the top or bottom interfaces, the surface generation
rate is computed using (54) by replacing ψ(x) with ψs or ψb. The maximum generation
rate at the surface is °.,:  °.,: W /2.
Applying VR to the gated diode and sweeping VGs with VGb held constant results in a
current characteristic similar to the one observed for the bulk gated-diode case. Varying
VGb will shift the current peak laterally as long as the back interface is depleted. When the
back interface is in accumulation or inversion, the current will saturate. If ψs and ψb are
the same, then the volume generation current component will look the same as the
surface component.

Reverse Current

VGb in depletion
VGb in inversion

Isat

Irise

acc.

inv.
Front Gate Voltage, VGs

Figure 60. Schematic of the reverse bias characteristics for the SOI gated diode with two gates. With the
bottom biased such that the bottom surface is in depletion, a rectangular current characteristic results. When
the back gate puts the bottom of the film in inversion (or accumulation) the current will saturate when the
top gate is in accumulation (or inversion).

When the top surface is in accumulation or inversion, the volume component of
generation will appear as a plateau. The height of the plateau region depends on VGb and
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will saturate when the bottom surface is in inversion or accumulation, the opposite of the
top surface condition.
To simplify parameter extraction from the reverse-biased SOI gated diode, certain
bias conditions may be used. Similar to the forward-bias case, if VGs and VGb are adjusted
such that ψs and ψb are the same, the volume and surface components of the generation
current will be comparable in nature, all exhibiting near-identical characteristic curves.
From this current peak it is possible to extract an effective lifetime:
°



where
°



1

G(1 W 
¦§)

(55)

.
(1

(56)

°~!

:
.
(1

Using a second measurement, the surface components of generation can be extracted. By
keeping one interface in strong accumulation or inversion, this suppresses generation at
that particular interface. Scanning the voltage on the other gate generates current
characteristics from which the surface generation velocity can be extracted [114]:
°.,: 
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(57)

Irise is the current on the rising edge of the characteristics and is due to surface generation.
Both sgs and sgb are determined by interchanging the roles of the gates. When one
interface is in strong accumulation and the other is in strong inversion, a current plateau,
Isat, will result representing the generation in the volume of the film. This current will
saturate as function of VGs or VGb because of screening of the gate electric fields by ψs
and ψb. From this saturation current, which is the difference between the minimum and
maximum levels, the volume generation lifetime is:
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The effective generation layer width is tgen and is similar to teff for the forward-bias case
in (52). Because the potential throughout the film is nearly linear in nature when one
surface is accumulated and the other is inverted and ψs and ψb are pinned near the band
edges, the effective generation layer thickness is approximately equal to:
(°  (1

|Pz |
2ER |Pz |

(59)

The reverse-bias gated diode fabricated in SOI can be used to determine separately
the generation parameters at the surface and in the film volume. The use of two gates aids
in this extraction. However, when only one gate is present a new methodology must be
used and is presented in the following sections.
5.10 Single gate operation of the thin-film fully depleted gated-diode
As discussed in Sections 5.8 and 5.9, the gated diode can be used to study R-G
parameters at the top surfaces, the bottom surface and in the volume of a thin, silicon
active layer on SOI. This analysis in enabled by two gates: a top gate and a bottom gate
facilitated by the bulk substrate. However, in the case of a material system like SiOG,
there is a thin semiconductor layer on a thick insulating substrate. A back gate can be
fabricated but would require such a large voltage to achieve the desired field effect that it
is not practical (see Figure 9). Hence, the analysis of the gated-diode on SiOG must be
done with only one gate. A more in-depth discussion of the physics of operation of the
gated-diode is presented to better understand how a single gate perturbs the body of a
semiconductor with an applied field normal to the operation of the biased pn-junction.
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The energy band structure of the thin-film gated-diode is shown in Figure 61 as a
p+pn+ physical setup. The p+ and n+ regions are degenerately doped and the p body is
lightly doped. A reverse bias of VR is applied. With reference to the n+ region Fermi level,
this will raise the p+ side. Despite the applied junction bias, the energy level of the body
region is controlled by the field effect induced by VG. Thus the body energy can be
adjusted to be more closely aligned with that of the p+ or n+ side of the device.
p+ region

p body

n+ region

EC

Decreasing
VG
EV

h+QFL

VR

e-QFL

Increasing
VG

Figure 61. One-dimensional band diagram of the gated-diode along the junction consisting of p+pn+
regions with an applied reverse bias, VR. The p+ and n+ regions are degenerately doped. The p-type body is
lightly doped. An external field due to VG modulates the Fermi potential in the body. As VG is increased,
the body bands will shift to a lower energy level. As the body bands shift, the hole and electron quasi-Fermi
levels will remain near mid-gap. The quasi-Fermi levels will no longer shift with the bands when they
reach the same energy level as that of the heavily doped regions.

A similar band diagram can be generated for the forward-biased case. The main
difference would be that the range of energy that the body portion could traverse would
be much shorter. Also the electron QFL would be greater than hole QFL in the body.
The premise of the peak observed in the gated-diode current characteristic is that it
arises from an increase in IRG due to the increase in the total SCR volume. Figure 62
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depicts the cross-section of a 2D simulation of a silicon gated-diode with body of tSi= 200
nm, doped p-type of NA= 1015 cm-3 and L= 8 µm. The depletion approximation is not
applied in this simulation and thus the concept of a SCR region is ambiguous. To indicate
the depletion of holes in the body of the device, each contour in Figure 62A is a particular
value of VG and indicates a p/NA ratio of 0.5 on the p-side of the metallurgical junction.

When VG r 20.4 V, the surface of the gate-controlled portion is in accumulation. The
width of the diode depletion region induced by the pn-junction is approximately 0.5 µm

and varies only slightly from top to bottom by 0.05 µm. As the surface begins to become
depleted of holes, around VG= −0.35 V, the diode SCR is stretched from 0.5 µm to 0.86
µm wide. If VG is decreased by only another 0.01 V, the surface is completely depleted.
When VG= −0.3 V, the predominant portion of the gated-diode body is at p/NA of 0.5 or
less. When doped at this low concentration, a change in VG of 0.05 V is required to
deplete the hole concentration by half in the body of the device. The concentration
gradient is small and can be assumed to be constant. Thus under lightly doped conditions,
the surface potentials ψs and ψb can be approximated to be nearly the same when the body
is fully depleted. Assuming the depletion approximation and using (16), ψs 2 ψb is only
0.03 V with parameters described in Figure 62.
The contours on the n-side of the metallurgical junction represent a n/ND ratio of 0.5.
All the contours overlay for the VG range in Figure 62, indicating that VG has little impact
on depletion in the emitter over the VG range of interest.
The current characteristic for the device structure in Figure 62A is shown in Figure
62B. A mid-gap trap was assumed to be evenly distributed throughout the silicon with
NT= 1012 cm-3. No surface states were applied. The range of VG used in Figure 62A
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appears in the current characteristic as it transitions from flat band to depletion. The
current does not reach its peak until VG= −0.08 V. At his point n and p in the base are
approximately the same as ni.
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Figure 62. Numerical simulation of a forward-biased (VA= 0.1 V) thin-film lateral p+ p n+ gated-diode. (A)
shows how the body (base) (NA= 1015 cm-3) of the diode depletes varying VG. The bold lines indicate the
gate edge. The p+ and n+ regions have a 0.1 µm Gaussian roll-off beyond the gate edge. The dotted line is
the metallurgical junction between the p and n+ regions. The contours represent the hole concentration
where p/NA = 0.5. The shaded regions are where the hole concentration is high enough such than p/NA > 0.5
(n/ND > 0.5 in the n+ region). Regions of control by the diode internal field and the gate field effect are
clearly seen by contours parallel to the junction and gate, respectively. (B) shows the current characteristics
of the gated-diode with 1012 cm-3 trap states of mid-gap energy distributed evenly throughout the silicon.
Note that the peak occurs at values of VG not shown in (A). This is due to very low trap density use where
p/NA < 0.001 for the traps to be evident. A 50 nm SiO2 gate oxide was assumed with a gate ΦM= 4.53 eV.
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Figure 63 presents measured gated-diode forward operating pn-junction I-V
characteristics for two different gate voltages for film thicknesses of 190.5 nm and 56.3
nm. When at VG= -1 V, the body of the gated-diode is in accumulation. In this case the
pn+ diode is operative. For VA< 0.3 a R-G dominated current regime is observed above
the diffusion current regime. As the body of the gated-diode is put into depletion at VG= 0
V, the overall current is increased. The length of the R-G dominated regime increases
over VA and the diffusion-dominated regime is virtually absent. For the 190.5 nm film,
R-G current is significant up to about VA =0.6, and in the thinner 56.3 nm film to about
0.7 V.
10-3
VG = -1 V
VG = 0 V

10-5

Diode Current (A)

Diode Current (A)
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10-11
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0.8

1

Diode Bias (V)

VG = -1 V
VG = 0 V

10-5
10-7
10-9
10-11
10-13
10-15

0

0.2

0.4

0.6

0.8

1

Diode Bias (V)

(A)

(B)

Figure 63. Gated-diode junction I-V characteristics at two different gate voltages for (A) 190.5 nm and (B)
56.3 nm silicon films. With VG= -1 V the body is in accumulation and with VG= 0 V in depletion. A clear
increase in the R-G dominated portion of the I-V curvse is observed.

Setting the diode bias to a constant VA= 0.1 V, and sweeping the gate voltage from
−1 V to 1 V results in the gated-diode current characteristics shown in Figure 64 for the
above two cases. At the peak, the R-G current is made up of the current due to the
volume and both surfaces of the film. The thicker film in Figure 64A exhibits a distinct
kink just after the peak. At this point the surface is becoming inverted and the top surface
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component of the current becomes insignificant. This causes a drop in the total current.
From the peak current, the slope and the kink of the characteristic in Figure 64A,
τvol= 4.5 µs, ss= 4.2 cm/s and sb= 3.3 cm/s using (38) and (42).
The thinner film in Figure 64B shows similar characteristics but with a kink that is
more subtle. The film thickness is approximately a quarter of the thicker film. From (43),
when WSCR  tSi the current should scale with the film thickness. However both devices
have similar maximum peak currents. In order for this to happen, a higher net
recombination rate must be present in the film and is evident from the lower extracted
lifetime in the volume of the film of τvol= 3.1 µs. The top surface recombination velocities
are similar with ss= 3.8 cm/s; however, the bottom surface is slightly higher, with sb= 3.1
cm/s. Although both wafers were originally manufactured in the same manner, to achieve
a 50 nm silicon thickness the sample in Figure 64B was thinned through several thermal
oxidation processes at 900 °C. Processing at temperatures lower than 1000 °C in an
oxidizing ambient can increase the surface-state densities and oxygen-related defects in
silicon [49]. This may lead to the lower lifetime in the thinner sample and a slight change
in sb at the bottom interface, causing an overall higher-than-expected current. The surface
gate oxide was prepared in the same manner at the same time and is shown with similar ss
on the thick and thin samples.
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Figure 64. Gated-diode current peak characteristics for (A) 190.5 nm and (B) 56.3 nm silicon films
forward-biased at 0.1 V. For the 190.5 nm film τvol= 4.5 µs, ss= 4.2 cm/s and sb= 3.3 cm/s. For the 56.3 nm
film τvol= 3.1 µs, ss= 3.8 cm/s and sb= 3.1 cm/s.

Varying VG of the gated-diode changes the contribution of R-G and diffusion current,
as evident in Figure 63. To better understand how the gate voltage changes the fraction of
these components, the applied VA range for which the ideality factors ndiff \ 1 and

nRG \ 2 is plotted as a function of gate voltage in Figure 65. For both the thicker film in
Figure 65A and the thinner film in Figure 65B a similar trend is observed. In
accumulation the diffusion component is long and the R-G component is short. As
depletion is approached, the diffusion component shortens, eventually reaching a
minimum while the R-G current component reaches a maximum. Finally, continuing into
inversion, the diffusion portion range over VA lengthens again and the R-G range shortens.
Though the trends with VG are similar, the overall lengths in the thinner case are shorter
than for the thicker film. The thinner the film, the more ambiguity exists between the two
current regimes. Thus a larger part of the diode I-V characteristic consists of both
currents rather than distinct regions of R-G and diffusion current.
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Figure 65. Change in the diffusion–current-dominated and R-G current-dominated portions of the diode I-V
curves for (A) a 190.5 nm film and (B) 56.3 nm film. The diode bias range, VA, for which ndiff ≈ 1 and
nRG ≈ 2 varies with VG as the body of the gated-diode goes from accumulation to inversion.

Along with the film thickness, length of the gated-diode also affects the diffusion and
R-G components of current. This is illustrated in Figure 66. For a short L, diffusion of
carriers through the base of the diode is more likely and thus, the diffusion component of
current is substantial over the entire pn-junction I-V characteristic. This creates a
perceptible difference between the current components at varying thickness since the
cross-sectional area of the diodes is different. As L is increased, diffusion current has a
smaller role in the pn-junction current characteristic. The further L increases, the greater
the possibility that injected carriers will recombine before reaching the opposite contact.
The lower diffusion current, and its relation to thickness, becomes less distinct.
The opposite is the case with the R-G component of current in Figure 66. The R-G
current is a stronger function of thickness than length. Theoretically the thickness and
length should have the same affect on the R-G current. However, experimentally,
interaction of the surfaces with the volume of the film plays a role. As the film become
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thinner, the change in the R-G current is lessened. The thicker the film, the clearer the
R-G component dominates, while shown to be a weak function of length.
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Figure 66. The effect L and thickness have on the diffusion and R-G current components.

5.11 Single-gate fully-depleted gated-diode I-VG current characteristics and biasing
All components of the gated-diode current characteristic are dependent on L as
indicated in (43), (44) and (45). Measured current characteristics as a function of VG at
various gate lengths are shown in Figure 67A with VA= 0.1 V. The peak current plotted in
Figure 67B shows a near-ideal linear trend with gate length. Similarly, for a reversebiased device, a linear trend is also observed with the peak current as shown in Figure
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67C and D. The slopes of the peaks do change with L, but this does not affect the
interpretation of τvol since length is accounted for in the change in volume of the SCR.
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Figure 67. Gated-diode peak current for various gate lengths with W= 15 µm, tSi= 190.5 nm and
NA= 1015 cm-3. The peak height measured forward bias (VA= 0.1 V) characteristics (A) show a linear trend
with gate length, L (B). Similarly for the reverse bias case (C) with VR= -1 V, a linear trend is observed (D).

When applying a bias across the diode portion of the gated-diode, consideration must
taken in how that bias is applied and not just the net forward or reverse bias. Define VAp
to be the voltage applied to the p-side of the diode and VAn to the n-side. Consider a
gated-diode consisting of a lightly doped p-type film and a gate length such that  X
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1yz . To apply a reverse bias of VR  21 V, VAp can be set to −1 V and VAn to 0 V or

the application of the bias could switch so that VAp  0 V and VAn  1 V. VG is swept
from accumulation towards inversion. If VAn is held constant at 0 V and VAp is stepped
such that the diode has increasing reverse bias, a shift in the onset of depletion will occur
while the position of the onset of inversion with respect to VG remains constant as shown
in Figure 68. As VAp is changed this shifts the energy bands in the base and thus changes
VFB with respect to VG. Thus as VAp is changed by ∆V the onset of depletion will also shift
by VGs±∆V, illustrated in Figure 68A. This shift is related to the changing VG 2 VAp value
and is observed in the band structure in Figure 61. When the gated-diode is in
accumulation, the majority of the lightly doped region under the gate is at the same
potential as VAp. Most of the lateral voltage drop occurs across the SCR due to the lateral
pn-junction. As VG is increased, the body of the gated-diode becomes depleted. The
surface potential and eventually the potential in the volume of the film begins to change
due to the field effect of VG. As the surface and the bulk of the body become inverted,
they will have a potential equal to VAn, the same as the n-side contact. Since VAn is
constant, the onset of inversion as a function of VG does not shift. The opposite is true if
VAp is held constant and VAn is varied. In this case the onset of accumulation would
remain at a constant VG and the onset of inversion would shifted.
Between the onset of depletion and the onset of inversion the current is almost flat,
peaking when n  p. In this region of the current characteristic, the body potential is
predominately controlled by ψs as established by VG. The gate is shifting the energy
bands in this region until they match the opposite side of the diode. The amount of this
shifting, as discussed in Section 4.3, depends on the applied bias to the diode.
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The potential across the body of the gated-diode as a function of the gate voltage is
markedly different from that in the MOSFET. In the thin-film MOSFET, when the gate
sets the body in accumulation, its potential is independent of the source or drain and is
either set by a body contact or left floating. When the gate puts the transistor in inversion,
there is a lateral potential gradient across the body due to the source and drain voltage
and the level of inversion is set by the gate field effect.
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Figure 68. A simulated reverse-biased gated-diode. In (A), VAn= 0V, and VAp is stepped, causing the onset
of accumulation to shift. The biases are reversed in (B) with VAp= 0V and VAn stepped, causing the onset of
inversion to shift. The diode is the same in both cases with tSi= 200 nm, L= 8 µm, NA= 1015 cm-3 and an NT
of 1012 cm-3. An R-G rate independent of carrier concentration was assumed.

Since the gated-diode R-G current peak is made of three major current components, it
is not surprising that that shape of the peak will vary depending on the contribution of
each individual current source. The reverse-bias characteristic curves in Figure 69 show
an increased width of the rectangle shaped peak as VAp becomes more negative, the same
as that simulated in Figure 68. However, in the depletion portion of the curve, there is a
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slight negative slope in the current from the onset of depletion to the onset of inversion.
This slope is caused by a significant ss. At low VR, the current peak appears symmetric in
nature. The electric field across the junction is low and the energy bands are only slightly
stretched. Only a small voltage is required by the gate to shift the energy bands of the
body from accumulation to inversion. Generation at the surface is low and overwhelmed
by generation in the volume of the film. As VR is increased this stretches the bands,
requiring a larger gate voltage to reach inversion. The higher electric field helps to
slightly increase the overall current. The larger depletion range over VG makes more
apparent the effect that the surfaces have on the contribution to the current. As the VG
approaches inversion, Is becomes small due to minority carriers filling trap states. Ivol
saturates with VR because U in the volume of the film will not change much with VR since
the expVA /@t  2 1 term in (42) is approximately −1 for PB r 0.
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Figure 69. Gated diode current with varying reverse bias voltages from -0.1 V to -1 V in increments of -0.1
V. The n-side of the diode was held at common ground while the p-side bias was stepped. This causes the
onset of depletion to shift with increasing magnitude of reverse-bias applied. The shift is due to VG-VAp
difference. A shift of the onset of inversion would be observed if the p-side was held at common ground
and VAn was increased (positive). The device parameters are: L= 8 µm W= 992 µm. tSi= 190.5 nm and
NA=1015 cm-3. The current in the depletion portion is not flat to due to ss > sb.

In comparison to the reverse-bias case, the forward-bias gated-diode current peaks are
a stronger function of VA. The magnitude of the current peaks will increase exponentially

with VA because of the expVA /@t  term in (42) representing the diffusion current being
injected into the SCR. As VA increases the recombination rate increases as well as the
diffusion current that reaches the base. Figure 70A shows the measured current of a
forward-biased gated-diode at different VA. The curves in Figure 70B are normalized to
the maximum peak current at each value of VA. As in the reverse-bias case, in forward
bias each curve shifts with changes in VA. In forward bias, the curves shift more positive
as VA is increased. However, unlike the reverse-bias case, the shape of the peak can
change and affect interpretation. In Figure 70B, at low VA, the maximum is on the
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accumulation side of the peak while at high VA it is on the inversion side. As VG reaches
the onset of inversion, the area of the emitter begins to change. In accumulation,
depletion and strong inversion, the area of the emitter is WtSi . However with the surface
slightly inverted and body still depleted, the area of the emitter increases to WtSi +WL.
This increases Idiff and the overall maximum current. When the rest of the body becomes
inverted, the area of the emitter returns to WtSi and the surface recombination velocity is

suppressed. At low VA, Idiff 8IRG and so Idiff does not alter the gated diode peak
characteristics despite the area change. With a larger Idiff at higher VA, the difference from
IRG is lessened and the impact of Idiff is increased. This is more apparent with large W
devices. The gated-diode in Figure 70 has L=8 µm, W=96727 µm and tSi= 190.5 nm.
With the body in accumulation and VA= 0.3 V, Idiff= 1.6 nA. At the onset of inversion Idiff
increases to 6.4 nm and alters the peak characteristics of the gated diode. To lessen the
effect on interpretation, it is recommended to only slightly forward bias the diode with a
small VA.
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Figure 70. Gated-diode current characteristics at varying forward biases. The measured current is shown in
(A) on a log scale. The normalized current at a particular value of VA is shown in (B). Along with shifting
more positive with increasing VA, the shape also changes slightly due to increase in the diffusion
component of current. Devices parameters: L= 8 µm W= 96,272 µm, and tSi = 190.5 nm.

5.12 Gated-diode characteristics with temperature
As the temperature is increased, both R-G and diffusion currents also increase in the
gated-diode. With the gate area much larger than the diode area, diffusion current in the
thin-film version of the gated diode will not be totally usurped by diffusion current as
easily as in bulk gated-diodes. Figure 71A shows the reverse-bias current characteristics
as a function of temperature from 0 °C to 100 °C. From the maximum current, the sum of
Is, Ib and Ivol, the activation energy was found in Figure 71B to be 0.677 eV. This is
consistent with findings in [120] for generation activation energy of carriers in bulk
silicon. Generation of carriers is consistent with the increase of ni [89].
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Figure 71. Reverse-bias gated diode peak characteristic as a function of temperature (A). From the
maximum current peak (B) the activation energy was found to be 0.677 eV. The device parameters
tSi=190.5 nm L= 8 µm, W= 922 µm and VR=-1 V.
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The forward-bias current characteristics as a function of temperature in Figure 72
show a similar trend as the reverse-bias case. As temperature is increased, the peak
current increases. The same activation energy of 0.677 eV is extracted.
It is interesting to note how the current peak changes as a function of temperature for
the forward-bias case. At a low temperature of 20 °C, the peak is much broader and does
not come to a fine point. At this temperature, IRG and Idiff are similar in magnitude. As the
temperature increases, the peak becomes narrower and develops a more defined peak. IRG
will increase faster with temperature than Idiff. Eventually as temperature increases,
IRG>>Idiff and only one peak can be observed. From equation (38), it is known that Is and
Ib contribute to the width of the current peak. At lower temperatures where ni is low, the
surface states are more active. At 20 °C a volume lifetime of τvol= 1.5 µs was extracted
and ss= 19 cm/s and sb= 29 cm/s. By increasing the temperature to 100 °C, ss and sb are
difficult to extract and are both <20 cm/s. More importantly, the apparent τvol is reduced
to 0.7 µs. Reducing τvol by half will double the recombination rate shown in (42). At
higher temperatures, ni is greater and is most likely the reason for the lower τvol. This
significantly increases the Ivol component of the current and drowns out the surface
contributions.
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Figure 72. Forward-bias gated-diode with temperature from 20 °C to 200 °C in 20 °C increments. tSi= 190.8
nm, and VA= 0.15 V. The solid line shows the left side of the peak that does not change with temperature.
This is the R-G component of current. The width of the peak decreases with increasing temperatures as IRG
dominates over Idiff.

5.13 Single-gate reverse bias parameter extraction from the gated-diode
Parameters extracted from a reverse-biased gated-diode give insight on the generation
characteristics of the semiconductor. Figure 73A shows reverse-bias current characteristic
cases for various film thicknesses. Because the diffusion current component does not
exist, the current peak is a much stronger function of thickness than the forward-bias case.
Unfortunately, due to the stretching of the energy bands, it is difficult to model and
extract parameters from the current peak in reverse bias. The energy band diagram in
Figure 61 shows the severely stretched bands and how the energy of the body is
dependent on ψs induced by VG. Because of the applied bias, quasi-Fermi levels are
required to calculate n and p which involves the use of Fermi-Dirac statistics rather than
Boltzmann. In addition, the rate at which the energy level of the body changes with
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respect to VG and the rate at which the quasi-Fermi levels change is different. This
complicates analytical model development and numerical methods are preferred to
determine a top surface generation velocity, sgs, a bottom surface generation velocity, sgb,
and a volume generation rate, τgvol.
At best, the reverse-bias gated-diode current characteristics can give information
about the effective generation lifetime of the film. The parameters can be used for
relative comparisons for material and process development.
Despite not being able to extract sgs, sgb and τgvol, an effective generation lifetime, τgeff
may be extracted from the maximum current peak using (55). This effective lifetime
consists of components of current from both surfaces and the volume of the film.
However, as the thickness of the semiconductor changes, τgeff will be sensitive to those
changes, shown Figure 73B. As the semiconductor becomes thinner, the film properties
become a stronger function of its surface as the total volume is decreased. To remove the
effect of thickness, τgeff can be normalized to the film thickness as in Figure 73C.
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Figure 73. Reverse-bias gated-diode characteristics with VR= -1 V at various silicon film thicknesses. (A)
peak current characteristics, (B) effective generation lifetime extracted from the peak current and (C) the
effective generation lifetime normalized to the film thickness. The current is a much stronger function of
thickness than is the forward bias case due lack of a diffusion current component. Measurements are from
an SOI wafer with NA=1015 cm-3.

5.14 Single-gate forward bias parameter extraction from the gated-diode
From the forward-bias gated-diode current-gate voltage characteristics, it is possible
to extract ss, sb, and τvol from a thin semiconductor on an insulating substrate. From the
peak current the effective lifetime, τeff is extracted using (49). This is a combination of
current components and is best used for relative comparisons. It is dependent on ss, sb and
τvol, as well as the film thickness. To more accurately understand the film (43), (44), and
(45) are used to fit to the measured current peak. All current components depend on n and
p. For Is, ψs was used and ψb for Ib. For the Ivol an approximation for the potential was an
averaging of ψs and ψb. Is and Ib are fitted to the outer points of the peak. Ivol is then
adjusted which will affect both the top surface and bottom surface components. Is, Ib, and
Ivol are continually adjusted until Itot matches the measured peak. Figure 74 shows the
measured and fitted characteristic, using the described procedure. The individual current
components are also shown.
144

0.7

Diode Current, I (pA)

0.6
0.5

Measured
Ib
Is
Ivol
Itot

0.4
0.3
0.2
0.1
0
-0.8 -0.6 -0.4 -0.2
0
0.2
Gate Voltage, VG (V)

0.4

0.6

Figure 74. Measured gated-diode current and fitted model for silicon with tSi= 189.2, NA=1015 cm-3,
L= 15 µm and W= 15 µm. The device was forward-biased with VA= 0.1 V. The Itot is the sum of Is, Ib, and
Ivol. At the base of the peak the measured data and model diverge due to the failure of the assumption of a
single trap state at mid-gap.

The measured data and model fit in Figure 74 show good relation throughout the mid
and top portion of the current peak. However, near the base, the model and measured data
diverge. This divergence is due to the failure of the assumption of only one trap state
level at mid-gap. In the bulk of the silicon film, deep level, discrete trap states are typical.
However at interfaces, it is more common to expect a distribution of traps states with
higher concentration at the band edges. The envelope of the characteristic is determined
by the top and bottom surfaces, and the presence of this divergence with the given
assumptions is expected.
Using the above method, parameters were extracted from forward-biased gateddiodes at various silicon film thicknesses on SOI wafers with thick BOX layers
(>400 nm) and are shown in Figure 75 and Figure 76. During the measurements the bulk
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portion of the wafer was allowed to float. This was to insure that the bottom of the wafer
did not act as a second gate. The general quality of the film is best described by τvol. In
Figure 75, τvol is relatively independent of film thickness. This gives validity to this
method showing separation of the film volume parameters from its surfaces. For film
thickness below 190 nm, the SOI wafers were thinned via oxidation at 900 °C. At this
temperature defects can evolve and thus cause a reduction in τvol [121]. Measurement of
the maximum slope of the current peak can be used to extract an approximate volume
lifetime through the derivative of (42). It also can be seen that the slope is relatively
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Figure 75. Slope from forward-biased (VA= 0.1 V) gated-diode peaks for varying silicon thickness on SOI
wafers with thick BOX layer (>400 nm). From the slope of the peak a rough estimate of the film volume
lifetime is determined. Fine tuning of the lifetime through peak fitting shows that the lifetime is relatively
independent of the film thickness.
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The extracted surface parameters are shown in Figure 76. No apparent trends are
observed with thickness and differences are assumed to be the result of random
fabrication process fluctuations.
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Figure 76. Top surface and bottom surface recombination velocity for various thickness of silicon. No clear
trend with thickness is observed. Differences may be the result of fabrication variation.

5.15 Summary
Adaptation of the gated-diode for use with fully depleted semiconductor on thick
insulators was discussed. The thin-film gated-diode and that of the bulk case operate on
the same principle of modulating the total SCR volume. However, the geometries in the
two cases are considerably different and adaptations were made to device models for the
thin-film case. Published methods for use of the gated-diode SOI with multiple gate
electrodes to extract recombination parameters were reviewed. Because the thin-film
gated-diode on a thick insulator only has a single gate, a new method to extract
recombination properties was developed through a peak-fitting process with the pn-
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junction forward-biased slightly. Measurements made with varying temperature showed
that the assumption of a single, mid-gap state was valid for the extraction of
recombination-generation properties.
Through the operating characteristics of the thin-film gated-diode, it was shown that
recombination properties of the film can be individually interrogated at the top surface,
the bottom surface, and in the volume of the film. The model was validated by
comparison with measured data. The volume lifetime was extracted from silicon films of
varying thickness. The lifetimes for all films were similar and showed little dependence
on film thickness, in contrast to other methods as described in Section 1.3.
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Chapter 6
COMBINED THIN-FILM C-V AND GATED-DIODE ANALYSIS
6.1 Introduction
Analyzing thin semiconductors on thick, insulating substrates is a challenging feat
through direct electrical measurements. The thick substrate allows electrical connections
only from the topside of the film and makes the use of a field effect from the backside
impractical. Representative parameters such as effective lifetime are easily extracted, and
are good for relative comparison; however, their true interpretation is often difficult and
lacking. The modified C-V model developed in Chapter 4 and the gated-diode method in
Chapter 5 both provide enhanced insight to these thin semiconductors. However, on their
own, these methods still have their limitations. To best discriminate between surface and
volume film effects of the thin semiconductor, a combination of MIS C-V and gateddiode measurements are required. An overview of using these methods together is given
for various situations involving the semiconductor and insulating substrate interface.
6.2 Scenarios for interpretation
For a thin semiconductor on a thick, insulating substrate, all electrical connections are
from the top side. Having a bulk connection by either a direct contact or indirect
capacitive control is impractical or impossible. Thus, to make and interpret measurements
through the C-V and gated-diode methods, an understanding of the variety of scenarios
involving the bottom interface is required. The quality of this interface is a consequence
predominately of substrate fabrication; however, during device fabrication it may be
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affected as well. Being lightly doped and thin, small levels of charge at this interface,
either fixed or trap states, can change the characteristics of the entire film.
Figure 77 shows situations with bottom interface containing significant positive fixed
charge levels, negative fixed charge and an ideal interface. A lightly doped, p-type
semiconductor is assumed which is thin such that it can be fully depleted by gate. The
devices contain a gate, gate insulator, and a p+ and n+ contact. In all situations the top
surface of the semiconductor film can be modulated from strong accumulation to strong
inversion via a field effect. Non-idealities may exist at the top interface; however their
effect can be lumped into an offset of the gate voltage.
The first column in Figure 77 shows significant negative fixed charge at the bottom
interface with the gate putting the top surface in accumulation, depletion or inversion.
The negative fixed charge will accumulate hole majority carriers to the bottom of the film.
This makes the film appear to be doped at a higher level. If the surface density of this
fixed charge is high enough, the gate is not able to fully deplete the film and the p-type
contact is always connected to the body of the device. C-V measurements made on such a
device are similar to that of a bulk semiconductor. In this case WSCRmax <tSi . The
minimum capacitance measured using the p-type contact will be higher than that using
the n-type contact. The occupancy of the surface states at the bottom interface does not
change with the gate voltage and surface recombination-generation parameters cannot be
studied. When the top surface is accumulated the SCR is small and localized near the pnjunction with the n-type contact. Information about this junction can be studied such as
diffusion current, junction R-G current and breakdown characteristics. With the top and
the volume of the film depleted, the larger SCR gives rise to an R-G current affected by
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both the top surface and volume of the film. With the top surface in inversion, a SCR in
the volume of the film forms allowing the R-G current due to the volume to be extracted
independent of the top surface. A similar argument can be made for the case with positive
fixed charge at the bottom interface, shown in column three of Figure 77 by switching the
roles of the n and p-type contacts.
If the bottom interface is ideal or contains low levels of interface fixed charge, the
entire film thickness can be fully depleted and controlled by the gate. The ideal cases
have been described thoroughly in Chapters 4 and 5 and parameters at the top interface,
bottom interface and in the volume of the film can all be extracted individually
independently of each other. The scenario with low levels of interface charge at the
bottom interface can create a situation where the film is partially or fully depleted from
the bottom side. This will affect how the top gate controls the film. In a C-V
characteristic, this will appear as a step as shown in Figure 43 in Section 4.7. For the
gated-diode this will result in a current peak closer to VFB and a kink on the inversion side
of the peak.
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Figure 77. Possible scenarios for a thin semiconductor on an insulation substrate. Understanding which
scenario applies greatly affects the interpretation from the C-V and gated-diode methods. The information
that can be extracted is indicated in bold for each condition.

Understanding the state of the bottom interface is crucial in interpreting MIS C-V and
gated-diode I-V characteristics in thin semiconductors. Despite non-ideal conditions, with
this understanding, parameter values from the film still can be determined.
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6.3 Example device characteristics on SiOG
Some examples of extracted data are presented from SiOG samples formed under
various conditions. C-V and gated diode measurements were made as described in
Chapters 4 and 5. In all cases, the starting film was p-type with NA= 1015 cm-3, with a
thickness of approximately 210 nm.
Figure 78 shows measurements taken on a SiOG sample formed using typical,
hydrogen-only ion cleaving methods [122] and anodic bonding. Observing first the C-V
curves for both the p and n-type contacts, the minimum capacitance is the same in both
cases. This suggests that the film is fully depleted and that the level fixed of charge at the
bottom interface is low. The electrically measured thickness of silicon from the minimum
capacitance was 207.8 nm, very close to the optically measured 209.9 nm. The oxide
thickness from the maximum capacitance was 47 nm. The lateral position of the C-V
curves was adjusted and a top side fixed charge density was found to be -2.1×1010 cm-2.
Though no obvious kinks in the C-V curves exist, adjustment of the bottom fixed charge
density provides a slightly better fit to the characteristics yielding Nfb= −1.8×1010 cm-2.
The spacing between the n-contacted and p-contacted C-V curves is wider than the ideal
case, suggesting the presence of interface traps.
The gated-diode I-V characteristics, VA= 0.1 V, in Figure 78 shows a peak current that
coincides with the point where the C-V characteristics cross. This is the point where n
and p concentrations are theoretically equal and the highest recombination rate should
occur. Though not obvious, the slope on the inversion side of the peak is slightly less in
magnitude than on the accumulation side. This suggests an increase in the surface
recombination velocity at the bottom interface compared to the top. In fitting the gateddiode current model to the peak it was found that τvol= 0.17 µs. This is much less than a
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moderate quality SOI film that has been annealed at high temperatures. The surface
parameters were ss= 44 cm/s and sb= 52 cm/s, in agreement with the qualitative
observation from the slopes.
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Figure 78. MIS capacitor and gated-diode measurements on a standard SiOG film. with NA= 1015 cm-3,
tSi=209.9 nm, L= 8 µm and W= 24 µm. The extracted parameters are: τvol= 0.17 µs, ss= 44 cm/s and sb= 52
cm/s. At the back interface, Nfb≈ -1.8×1010 cm-2.

A second SiOG sample in Figure 79 was formed through a similar anodic bonding.
However, a modified ion cleave process utilizing He+ to create more end-of-range
damage with a smaller implanted dose was used instead.
Inspection of the C-V characteristics shows a considerable difference in the
p-contacted and n-contacted curves. The p-contacted curve shows a high minimum
capacitance, suggesting the presence of significant density of negative fixed interface
charge at the bottom interface. This charge causes the accumulation of holes toward the
bottom of the film and prevents the film from fully depleting. Comparing the measured to
the ideal characteristic it was found Nfb= -9×1010 cm-2 and Nfs= -5×1010 cm-2. The spread
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of the C-V curves is quite substantial and it can be assumed that substantial interface trap
densities exist. In accumulation or inversion these traps could be filled and have a similar
effect as fixed charge.
From the C-V measurements it was determined that there is negative fixed charge at
the back interface preventing the film from being fully depleted. This does not allow for
the surface recombination parameters to be extracted from the bottom interface. The
maximum on the gated-diode I-V curve then represents current due to the volume and the
top surface of the film. In strong inversion, the current will saturate, representing current
only due to the volume of the film. In this particular case there is very little difference
between the maximum and saturated current values. From the saturated current level,
τvol= 0.02 µs. The film quality is significantly reduced in comparison to the previous
device. This is most likely the result of residual implant damage. The recombination in
the volume of the film is so high that the surface parameters are difficult to extract;
however it can be determined that ss<110 cm/s. The volume recombination obscures
effects from the surface and if ss were larger than 110 cm/s it would show up as a larger
difference between the maximum current and saturated current levels.
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Figure 79. MIS capacitor and gated-diode measurements on a SiOG film formed through anodic bonding
with modified exfoliation implant. The film parameters are NA= 1015 cm-3, tSi=205.4 nm, L= 8 µm and W=
24 µm. The extracted parameters are τvol= 0.02 µs, and ss<110 cm/s. At the back interface,
Nfb≈ -9×1010 cm-2.

The SiOG film in Figure 80 was formed through a standard ion cleave process.
However, the bonding process was modified to facilitate adjustments in the barrier layer
formation. This creates a case similar to that in Figure 79; however, the C-V curves
suggest the presence of positive fixed interface charge at the bottom interface. This
causes the accumulation of electron minority carriers and is evident from the higher
minimum capacitance level of the n-contact C-V curve. Comparisons made with the ideal
curves with adjustments for bottom interface fixed charge suggest a Nfb= 4×1010 cm-2;
however, there is low confidence in this value. Significant spread and distortion is
observed in the characteristics, particularly the n-contact curve. Distinct kinks are
observed in the curve, more characteristic of bulk trap states than backside interface
charge, most likely donor-like in nature.
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The gated-diode I-V curve in Figure 80 shows a maximum peak and a saturated
current value. From these a volume lifetime of τvol= 0.09 µs and a surface recombination
velocity of ss=80 cm/s was extracted. However, it is interesting that a secondary peak is
present in the gated-diode characteristic curve. This secondary peak coincides with a kink
observed in C-V characteristic at the same gate voltage. This is most likely due to high
density of trap states at single energy level slightly above mid-gap. The physical location
of these traps is uncertain. Typically, discrete trap levels reside in the bulk of a
semiconductor rather than at the interface; however, these observation are most likely the
result of the adjusted barrier at the bottom interface.
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Figure 80. MIS capacitor and gated-diode measurements on a SiOG film formed through anodic bonding
with a modified barrier layer formation process. The film parameters are NA= 1015 cm-3, tSi=206.4 nm, L= 8
µm and W= 24 µm. The extracted parameters are τvol= 0.09 µs, and ss=80 cm/s. At the back interface, Nfb≈
4×1010 cm-2.
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MISFET ID-VG subthreshold current characteristics are shown in Figure 81 for each
SiOG case described above. The PFET operates in the accumulation mode while the
NFET is an inversion mode device.
The NFET and PFET in Figure 81A show similar subthreshold characteristics. The
minimum current level of the PFET is slightly higher than the NFET, most likely caused
by the presence of the negative fixed charge at the bottom interface. This charge will
enhance leakage in the PFET and suppress it in the NFET. The NFET subthreshold swing
is 290 mV/dec and the PFET subthreshold swing is 380 mV/dec.
The transistors in Figure 81B show considerably different subthreshold characteristics.
The PFET shows a high level of leakage and can not be turned off. This is due to the high
level of negative fixed interface charge at the bottom interface. The lifetime for this
device was very low, with τvol= 0.02 µs. This may be impacting the PFET leakage, but
does not seem to have much impact on the NFET. The subthreshold swing is 410 mV/dec,
which is higher than the NFET in A.
The last set of characteristics in Figure 81C show an NFET with high leakage. This
leakage is due to the presence of positive fixed interface charge at the bottom interface.
Also observed with the NFET are kinks in the curve. These are similar to kinks in the ncontact C-V curve and the secondary peak in the gated-diode I-V curve. The NFET
subtthreshold swing is 750 mV/dec and that of the PFET is 600 mV/dec.
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Figure 81. NFET and PFET ID-VG subthreshold characteristics for the films characterized in (A) Figure 78,
(B) Figure 79 and (C) Figure 80. The magnitude of the drain voltage is 5 V, L= 12 µm, W= 24 µm.

6.4 Gated-diode layout consideration
The layout of the gated-diode could affect interpretation of its resulting current
characteristic. This is most relevant when the gate overlaps many mesa edges. The mesa
edge is process-dependent and is in most cases not going to be a surface of a single
crystal plane orientation. This can lead to an increased number of interface states and
cause an increase in R-G current. Figure 82A show two different layouts of gated-diodes
for studying the impact of mesa edges on R-G current. One layout has several devices
connected in parallel while the other is a single device of the same total area from a topdown perspective. Each gated-diode has an L= 8 µm and W= 60 µm. The gated-diode
connected in parallel has five devices with a total of 10 mesa edges. Depending on the
thickness of the semiconductor used and the angle of the edge taper, θ, this will increase
the overall width of the parallel gated-diode by 8tSi /sin³ as compared to the single
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device. This reflects in a 6t2Si /sin³ increase of the gated-diode area cross-section.
Figure 82B and C compare two cases with 190.5 nm film and 56.4 nm film. In each case
θ= 60°. This leads to 1.4% area difference between the parallel and single devices for the
190.5 nm case and 0.43% area difference for the 56.4 nm case. In Figure 82B the
difference in current, between VG= −0.5 V and 0.5 is as high as 20% for the 190.5 nm
case. From extraction, ss was 4.2 cm/s for the single device and 4.7 cm/s for the parallel,
varying slightly more than the change due to surface area, suggesting a slight increase in
interface states. With a thinner film the difference is <5% for the 56.4 nm device in
Figure 82C.
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Figure 82. Edge effects on gated diode current. A schematic in (A) showing the layout of the gated-diode
structures to compare the effect of mesa edges on the peak current. Plot (B) is the case with tSi= 190.5 nm
and (C) with tSi= 56.4 nm. In both cases L= 8 µm, and W = 60 µm (top down view). VA= 0.1 V across the
diode. As the film becomes thinner, the impact the edges have on the recombination current become less
significant.
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6.5 Summary
Several different silicon films on glass were analyzed using the thin-film MIS
capacitor and gated-diode as part of this study. The case studies presented demonstrate
how the combination of the semiconductor film quality and the interface properties must
be considered in the measurement interpretation. Film parameters extracted from the
capacitor and gated-diode corresponded with performance characteristics observed from
NFET and PFET devices fabricated in the same film. The extract bulk lifetime values did
show some correlation to the subthreshold swing of the transistors.
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Chapter 7
SUMMARY AND CONCLUSIONS
7.1 Introduction
The study of discriminating between interface states and volume defect states in thin
semiconductors has provided many challenges, particularly as the film becomes
increasingly isolated. Clearer understanding of field-effect device operation in such
circumstances has been ascertained through improved physical model development. The
necessity for such understanding was exposed through studies isolating a bonded
silicon/glass interface and revealing its susceptibility to electrical stress. In a material
system like SiOG, understanding whether specific device behavior is attributed to
fabrication processes or substrate preparation can now be more clearly identified through
the methodology developed as part of this study.
7.2 Bonded silicon/glass interface
Silicon-on-glass substrates are an extreme case of an isolated, thin semiconductor
film. The interface between the silicon and glass, formed through anodic bonding, is one
that has not been electrically well studied before. Better understanding uncovered the
need to better monitor potential problems with charge states possible at this interface.
To isolate the silicon/glass interface, EAGLE2000® glass was bonded to a bulk silicon
wafer. The glass was then thinned to less than 1 µm thickness and a MIS capacitor was
formed, utilizing the glass as the gate dielectric. Standard, bulk MIS capacitor methods
were used to electrically probe the interface. Through these measurements, it was found
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that an as-bonded interface generated an ideal C-V characteristic curve with only a trace
level of interface fixed charge, Nf= 2×1010 cm-2. The distortion of the C-V characteristics
was not detectable, indicating very low levels of interface trap states. This was confirmed
through variable frequency C-V measurements which established an interface trap
density on the order of 1010 cm-2.
Further electrical study of the silicon/glass interface was done through temperature
bias stress measurements. The as-bonded interface showed near-ideal C-V behavior;
however, at elevated temperatures with an applied electric field, the instability of the
interface was revealed. Lateral shifting and distortion of the C-V characteristic curve
were observed; however, the shift direction was inconsistent with the mobile ions known
to be in the glass substrate. Further investigation of the interface trap energy distribution
identified a peculiar change in the trap density at 0.41 eV, which is consistent with Orelated bond defects. Such defects are known to be a result of negative bias temperature
instability (NBTI) associated with the (100)-orientation silicon surface. The generation of
defects was observed at applied fields as low as 3.57×104 V/cm at 225 °C. This brought
about concern of potential self-heating on SiOG substrates, coupled with fringing fields
that could lead to degradation at the glass-silicon interface.
7.3 Thin-film, lateral MIS C-V characterization
A new model was derived and adapted for the need to study MIS C-V characteristics
of isolated thin semiconductors on thick insulator substrates. The model specifically
assumes a single gate electrode and a lateral connection to the semiconductor for
reference. The model treats effects associated with the top interface (gate dielectric –
semiconductor) with an appropriate offset in the gate voltage. The non-ideal effects at the
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bottom interface (semiconductor-insulator substrate) are represented by their own terms
in the model. Through this method, independent identification of fixed interface charge at
the top interface and bottom interface was made possible.
Application of this adapted MIS capacitor model brought to realization the distorting
effects of backside fixed charge on MIS C-V characteristic curves. These distortions are
typically associated with interface trap states; however, it was found that fixed charge can
generate similar distortions when between a thin semiconductor and thick insulator. The
legitimacy of this model was demonstrated in the ability to explain measurement results
from devices made on SOI and SiOG substrates.
7.4 Thin-film gated-diode characterization
Application of the thin-film gated-diode for semiconductor - on - thick insulator
substrates has been shown to further enhance the ability to discriminate between the
influence of surfaces states and volume states on the device characteristics. As a lateral
pn-junction with the ability to modulate the I-V characteristic through a gate field effect,
the adapted model from the thin-film MIS capacitor was directly applied to the gateddiode. With a clear understanding of how the SCR volume could be modulated via a field
effect, model development continued with a focus on the relationship of the gatecontrolled SCR volume to recombination-generation events in the semiconductor film. It
was shown that recombination parameters at the top interface, bottom interface, and in
the volume of the film can be extracted independent of each other. From these parameters,
it was further shown that the volume lifetime of the film can be established. The model
was applied to gated-diode measurements on SOI and SiOG substrates, and provided a
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good representation of the measured data despite using the simplifying assumption of a
single mid-gap trap state.
It was shown that the volume lifetime was virtually independent of the semiconductor
thickness for films down to 45 nm. This is in contrast to other methods, like
microwave photo conductance decay which inherently yields a thickness-dependent
effective lifetime.
7.5 Closing remarks
The primary focus of this study was to better understand the complexities in
characterizing surface and volume states related to thin semiconductor films on thick
insulator substrates through the interpretation of electrical measurements. This
understanding was attained through the development of new models of device operation
that account for the presence of both surface and volume charge states and are entirely
physically based. These models provide a quantitative interpretation of the electrical
properties of thin semiconductor films, assessed independently from the influence of
associated interfaces.
This work has tremendous potential for applications in substrate systems like SiOG,
including other silicon-based material systems (e.g., silicon-on-sapphire), or more
generally any semiconductor film on a thick insulator substrate. The ability to
discriminate between surface and volume states in these material systems is needed to
guide development efforts leading to improvements in device performance. This is
becoming increasingly important as the scientific community sees an expanding variety
of semiconductor and substrate combinations that are being investigated for electronic,
photonic, and sensing applications.
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Appendix A
DERIVATION OF THIN-FILM CAPACITOR MODEL

This section describes the full use of Poisson’s equation for deriving the thin-film
capacitance model for SiOG and similar materials. Figure 32 in Chapter 4 shows the
physical configuration for the derivation of this model.
Starting with Poisson’s equation
´3 H  2

µ
L

(A.1)

Rewriting for one dimension where x is the depth into the film
J3H
µ,

2
J, 3
L

(A.2)

For the general case, the charge can be represented as
µ,  GMA^ 2 AB 2 W,

,N

(A.3)

where ND and NA are assumed to be uniform if present. The free carriers, n(x) and p(x)
can be expressed as Boltzmann distributions for non-degenerate cases

and

W,  W¬ =
,  ¬

¶)4>?
>D

4¶)4>C 
>D
=

(A.4)

(A.5)

E#  F/G is the thermal voltage and E and EI are the quasi Fermi potentials.

Assuming a p-type semiconductor, uniformly doped only with acceptors ( A^  0

and E  0) and inserting (A.4) and (A.5) into (A.3), the charge becomes
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Assuming ¬ ; AB and W¬ ; W3 /AB , inserting (A.6) into (A.2) yields
4¶)4>C 
J3H
G
W3 ¶)
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>D

A
= D 2 AB =
$
J, 3 L1 B AB

(A.7)

To define boundary conditions, Gauss’s law can be applied to both surfaces of the thin
semiconductor. This yields a top surface condition of
2 JHK  L!). P-. 2 PRS. 2 H. 
J, . L1 (!).

(A.8)

2 JHK  L!): H:
J, : L1 (!):

(A.9)

and a back surface condition of

PRS: 2 P-: 

These boundary conditions related the electric field to the surface and applied potentials.
The subscripts s and b denote the top surface or back surface of the semiconductor film.
L!). , L!): , and L1 are the dielectric permittivities of the top side oxide, bottom side oxide

and silicon semiconductor film. (!). and (!): are the thicknesses of the top side and

backside dielectrics. The potentials, P-. , P-: , PRS. , and PRS: are the top side applied gate

voltage, backside applied gate voltage, the surface flat-band voltage and the bottom flatband voltage. All voltages are assumed to be referenced to the extrinsic film potential.
In order to apply boundary conditions (A.8) and (A.9), (A.7) must be integrated once.
To integrate over the electric field, v  JH/J, , on the LHS rather than the second
derivative of the potential, both sides of (A.7) need to be multiplied by 2JH/J,. This

will also allow the RHS to be integrated over the potential rather than space, x. Knowing
that [62]:
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Multiplying (A.7) by 2JH/J, yields:
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Integrating the LHS using the boundary conditions for the electric field at the back
surface (A.9) and top surface (A.8), and the RHS using the back surface potential, H: and
the top surface potential, H.
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¸

m¹ºU
¶ ¼e
4e 
mjk #¹ºU U fU »U

¶V

4¶4>C 
?
JH 3
2G
W3 ¶)4>
>
D
J   ¸
A
=
2 AB = >D $ JH (A.12)
J,
L1 B AB
¶U

m¹ºV
3 mjk #¹ºV e»V 4efV 4¶V 

JH ½
J,

m¹ºU
¶ ¼e
4e 
mjk #¹ºU U fU »U

2G
  AB H
L1

¶4>?
W3
E# = >D
AB

AB E#

>C 4¶ ¶V
= >D $½

¶U

(A.13)

Simplifying
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Equation (A.14) now represents the thin-film semiconductor in terms of all of its applied
parameters and the surface potentials. To the extent that H. and H: are concerned, (A.14)

is transcendental in nature. Thus, H. and H: must be determined through iterative
methods. However, because there are two unknowns, a second equation for one of the
potentials is required. When film is fully depleted, the charge in the body can be
approximated by
168

Y:!Z[ \ 2¾2GL1 AB H. 2 H: 
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(A.15)

When the film is partially depleted from the top side, it can be assumed that H: is the

same as the potential applied to the film, PS . Since H. is primarily controlled by P- , H:
can be solved for in (A.15) for the fully depleted case giving
H:R^ \ H. 2

3
GAB (1
2L1

(A.16)

Thus, using (A.16), the following function can be used to describe H: over all cases, both
partially and fully depleted:
3
GAB (1
H: \ max PS , H. 2
$
2L1

(A.17)

Essentially, (A.17) states that when the film is partially depleted, H:  PS . Now using

both (A.14) and (A.17), H. can be solved for iteratively. Using both H. and H: in
boundary conditions (A.8) and (A.9), the electric field is determined at both surfaces.
Using Gauss’s law again, the charge at the surface can be determined from
Y.  2L1 O.

(A.18)

JY.
JH.

(A.19)

!) .
!) .

(A.20)

and the capacitance of the film can be found through
.  2
The total capacitance, per unit area, is then
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Appendix B
DERIVATION OF THIN-FILM GATED-DIODE CURRENT

This section presents the full derivation for the gated-diode current as function of gate
voltage. From Shockley-Hall-Read statistics [97] the spontaneous recombination rate (R)
and spontaneous generation rate (G) are due to thermal energy. The net R-G rate, U, is:
 ¿2

The net rate is given by


ÂI 

(B.1)

À#Á ÂI Â A W 2 W3 

W =

k 4Ã
>D $

Â W

W =

Ã 4k
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Assuming low level injection conditions, lifetimes for hole and electrons can be defined
as:
I 

1
À#Á ÂI A

(B.3)

 

1
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(B.4)

and

For simplicity, ÂI  Â ¿ Â which means I   ¿ . Substituting (B.3) and (B.4) in
(B.2) yields and using the above assumptions:
2
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For further simplicity, only one discrete trap will be assumed with an energy level equal
to that of the mid-gap («  « ) of the semiconductor, reducing (B.5) to:
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With a bias across the pn-junction, quasi-Fermi levels are introduced for holes and
electrons, EFp and EFn. The product of hole and electron carrier concentrations thus
becomes [46]:
W 

W3 =

? 4C
>D

(B.7)

Inserting (B.7) into (B.6) to account for the injection of carriers yields
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where VA is the bias across the pn-junction causing the difference in EFn and EFp.
The current due to U can calculated as
~!  G1yz 

(B.9)

where WSCR is the SCR due to the field effect of the gate electrode. For the case of the
lightly doped film of moderate thickness or less, the body of the gated-diode will become
fully depleted of carriers over a small voltage range. Thus (B.9) can be approximated as:
~!  G(1 
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(B.10)

The current due to the top and bottom surfaces is a function of the surface recombination
velocities, ss and sb defined as:

and

.  GW . 

(B.11)

:  GW : 

(B.12)

From (B.10), (B.11) and (B.12) the total current due to R-G is:
z-  ~!

.
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